## 4-STAGE PRESETTABLE RIPPLE COUNTERS

The SN54/74LS196 decade counter is partitioned into divide-by-two and di-vide-by-five sections which can be combined to count either in BCD $(8,4,2,1)$ sequence or in a bi-quinary mode producing a $50 \%$ duty cycle output. The SN54/74LS197 contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter. Low Power Schottky technology is used to achieve typical count rates of 70 MHz and power dissipation of only 80 mW .

Both circuit types have a Master Reset ( $\overline{\mathrm{MR}}$ ) input which overrides all other inputs and asynchronously forces all outputs LOW. A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs ( $\mathrm{P}_{\mathrm{n}}$ ) into the flip-flops. This preset feature makes the circuits usable as programmable counters. The circuits can also be used as 4-bit latches, loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH.

- Low Power Consumption - Typically 80 mW
- High Counting Rates - Typically 70 MHz
- Choice of Counting Modes - BCD, Bi-Quinary, Binary
- Asynchronous Presettable
- Asynchronous Master Reset
- Easy Multistage Cascading
- Input Clamp Diodes Limit High Speed Termination Effects

CONNECTION DIAGRAM DIP (TOP VIEW)


PIN NAMES

| $\overline{\mathrm{CP}}_{0}$ | Clock (Active LOW Going Edge) | 1.0 U.L. | 1.5 U.L. |
| :---: | :---: | :---: | :---: |
|  | Input to Divide-by-Two Section |  |  |
| $\mathrm{CP}_{1}$ (LS196) | Clock (Active LOW Going Edge) Input to Divide-by-Five Section | 2.0 U.L. | 1.75 U.L. |
|  |  |  |  |
| $\mathrm{CP}_{1}$ (LS197) | Clock (Active LOW Going Edge) Input to Divide-by-Eight Section | 1.0 U.L. | 0.8 U.L. |
|  |  |  |  |
| MR | Master Reset (Active LOW) Input | 1.0 U.L. | 0.5 U.L. |
| PL | Parallel Load (Active LOW) Input | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{P}_{0}-\mathrm{P}_{3}$ | Data Inputs | 0.5 U.L. | 0.25 U.L. |
| $\mathrm{Q}_{0}-\mathrm{Q}_{3}$ | Outputs (Notes b, c) | 10 U.L. | 5 (2.5) U.L. |

NOTES:
a. 1 TTL Unit Load (U.L.) $=40 \mu \mathrm{~A}$ HIGH/1. 6 mA LOW.
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.
c. In addition to loading shown, $\mathrm{Q}_{0}$ can also drive $\overline{\mathrm{CP}}_{1}$.

## 4-STAGE PRESETTABLE RIPPLE COUNTERS

## LOW POWER SCHOTTKY



N SUFFIX
PLASTIC CASE 646-06

D SUFFIX
SOIC
CASE 751A-02

## ORDERING INFORMATION

| SN54LSXXXJ | Ceramic |
| :--- | :--- |
| SN74LSXXXN | Plastic |
| SN74LSXXXD | SOIC |



## SN54/74LS196•SN54/74LS197

LOGIC DIAGRAM

$V_{C C}=$ PIN 14
GND = PIN 7
$\mathrm{O}=\mathrm{PIN}$ NUMBERS

## FUNCTIONAL DESCRIPTION

The LS196 and LS197 are asynchronously presettable decade and binary ripple counters. The LS196 Decade Counter is partitioned into divide-by-two and divide-by-five sections while the LS197 is partitioned into divide-by-two and divide-by-eight sections, with all sections having a separate Clock input. In the counting modes, state changes are initiated by the HIGH to LOW transition of the clock signals. State changes of the Q outputs, however, do not occur simultaneously because of the internal ripple delays. When using external logic to decode the Q outputs, designers should bear in mind that the unequal delays can lead to decoding spikes and thus a decoded signal should not be used as a clock or strobe. The $\mathrm{CP}_{0}$ input serves the $Q_{0}$ flip-flop in both circuit types while the $\mathrm{CP}_{1}$ input serves the divide-by-five or divide-by-eight section. The $\mathrm{Q}_{0}$ output is designed and specified to drive the rated fan-out plus the $\mathrm{CP}_{1}$ input. With the input frequency connected to $\mathrm{CP}_{0}$ and $\mathrm{Q}_{0}$ driving $\mathrm{CP}_{1}$, the LS197 forms a straightforward module-16 counter, with $Q_{0}$ the least significant output and $Q_{3}$ the most
significant output.
The LS196 Decade Counter can be connected up to operate in two different count sequences, as indicated in the tables of Figure 2. With the input frequency connected to $\overline{\mathrm{CP}_{0}}$ and with $Q_{0}$ driving $C P_{1}$, the circuit counts in the $\operatorname{BCD}(8,4,2,1)$ sequence. With the input frequency connected to $C P_{1}$ and $Q_{3}$ driving $\mathrm{CP}_{0}, \mathrm{Q}_{0}$ becomes the low frequency output and has a $50 \%$ duty cycle waveform. Note that the maximum counting rate is reduced in the latter (bi-quinary) configuration because of the interstage gating delay within the divide-by-five section.

The LS196 and LS197 have an asynchronous active LOW Master Reset input (MR) which overrides all other inputs and forces all outputs LOW. The counters are also asynchronously presettable. A LOW on the Parallel Load input (PL) overrides the clock inputs and loads the data from Parallel Data $\left(\mathrm{P}_{0}-\mathrm{P}_{3}\right)$ inputs into the flip-flops. While PL is LOW, the counters act as transparent latches and any change in the $P_{\mathrm{n}}$ inputs will be reflected in the outputs.

Figure 2. LS196 COUNT SEQUENCES

| DECADE (NOTE 1) |  |  |  |  | BI-QUINARY (NOTE 2) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COUNT | $\mathbf{Q}_{\mathbf{3}}$ | $\mathbf{Q}_{\mathbf{2}}$ | $\mathbf{Q}_{\mathbf{1}}$ | $\mathbf{Q}_{\mathbf{0}}$ | COUNT | $\mathbf{Q}_{\mathbf{0}}$ | $\mathbf{Q}_{\mathbf{3}}$ | $\mathbf{Q}_{\mathbf{2}}$ | $\mathbf{Q}_{\mathbf{1}}$ |
| 0 | L | L | L | L | 0 | L | L | L | L |
| 1 | L | L | L | H | 1 | L | L | L | H |
| 2 | L | L | H | L | 2 | L | L | H | L |
| 3 | L | L | H | H | 3 | L | L | H | H |
| 4 | L | H | L | L | 4 | L | H | L | L |
| 5 | L | H | L | H | 5 | H | L | L | L |
| 6 | L | H | H | L | 6 | H | L | L | H |
| 7 | L | H | H | H | 7 | H | L | H | L |
| 8 | H | L | L | L | 8 | H | L | H | H |
| 9 | H | L | L | H | 9 | H | H | L | L |

NOTES:

1. Signal applied to $C P_{0}, Q_{0}$ connected to $C P_{1}$.
2. Signal applied to $\mathrm{CP}_{1}, \mathrm{Q}_{3}$ connected to $\mathrm{CP}_{0}$.

MODE SELECT TABLE

| INPUTS |  |  | RESPONSE |
| :---: | :---: | :---: | :---: |
| MR | PL | CP |  |
| L | X | X | Reset (Clear) |
| H | L | X | Parallel Load |
| H | H | L | Count |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
L = LOW Voltage Level
X = Don't Care
$\mathcal{L}=$ HIGH to Low Clock Transition

SN54/74LS196•SN54/74LS197

GUARANTEED OPERATING RANGES

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | 54 | 4.5 | 5.0 | 5.5 | V |
|  |  | 74 | 4.75 | 5.0 | 5.25 |  |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating Ambient Temperature Range | 54 | -55 | 25 | 125 | ${ }^{\circ} \mathrm{C}$ |
|  |  | 74 | 0 | 25 | 70 |  |
| IOH | Output Current - High | 54,74 |  |  | -0.4 | mA |
| IOL | Output Current - Low | 54 |  |  | 4.0 | mA |
|  |  | 74 |  |  | 8.0 |  |

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| Symbol | Parameter |  | Limits |  |  | Unit | Test Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V | Guaranteed In All Inputs | HIGH Voltage for |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage | 54 |  |  | 0.7 | V | Guaranteed Input LOW Voltage for All Inputs |  |
|  |  | 74 |  |  | 0.8 |  |  |  |
| $\mathrm{V}_{\mathrm{IK}}$ | Input Clamp Diode Voltage |  |  | -0.65 | -1.5 | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}$ | -18 mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | 54 | 2.5 | 3.5 |  | V | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MIN}, \mathrm{I}_{\mathrm{OH}}=\mathrm{MAX}, \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\text {IL }}$ per Truth Table |  |
|  |  | 74 | 2.7 | 3.5 |  | V |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | 54, 74 |  | 0.25 | 0.4 | V | $\mathrm{IOL}=4.0 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{MIN}, \\ & \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {IL or or }} \mathrm{V}_{\text {IH }} \\ & \text { per Truth Table } \end{aligned}$ |
|  |  | 74 |  | 0.35 | 0.5 | V | $\mathrm{IOL}=8.0 \mathrm{~mA}$ |  |
| ${ }^{\text {IIH }}$ | $\begin{aligned} & \text { Input HIGH Current } \\ & \begin{array}{l} \text { Data, } \mathrm{PL} \\ \mathrm{MR}, \underline{\mathrm{CP}} 0\left(\mathrm{LSS}_{1} 96\right) \\ \mathrm{MR}, \mathrm{CP}_{0}, \mathrm{CP} \\ 1 \end{array}(\mathrm{LS} 197) \\ & \mathrm{CP}_{1}(\mathrm{LS} 196) \end{aligned}$ |  |  |  | $\begin{aligned} & 20 \\ & 40 \\ & 40 \\ & 80 \end{aligned}$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |  |
|  | $\begin{aligned} & \text { Data, } \mathrm{PL}^{\mathrm{MR}}, \mathrm{CP}_{0}(\mathrm{LS} 196) \\ & \frac{\mathrm{MR}, \mathrm{CP}_{0}, \mathrm{CP}}{1} 1 \\ & \mathrm{CP}_{1}(\mathrm{LS} 196) \end{aligned}$ |  |  |  | $\begin{aligned} & 0.1 \\ & 0.2 \\ & 0.2 \\ & 0.4 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}_{\mathrm{IN}}=7.0 \mathrm{~V}$ |  |
| IIL |  |  |  |  | $\begin{aligned} & -0.4 \\ & -0.8 \\ & -2.4 \\ & -2.8 \\ & -1.3 \end{aligned}$ | mA | $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}, \mathrm{V}$ | $=0.4 \mathrm{~V}$ |
| los | Short Circuit Current (Note 1) |  | -20 |  | -100 | mA | $\mathrm{V}_{C C}=\mathrm{MAX}$ |  |
| ICC | Power Supply Current |  |  |  | 27 | mA | $V_{C C}=$ MAX |  |

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

AC CHARACTERISTICS $\left(T_{A}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Limits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LS196 |  |  | LS197 |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| fMAX | Maximum Clock Frequency | 30 | 40 |  | 30 | 40 |  | MHz | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF} \end{gathered}$ |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | $\mathrm{CP}_{0}$ Input to $Q_{0}$ Output |  | $\begin{aligned} & 8.0 \\ & 13 \end{aligned}$ | $\begin{aligned} & 15 \\ & 20 \end{aligned}$ |  | $\begin{aligned} & 8.0 \\ & 14 \end{aligned}$ | $\begin{aligned} & 15 \\ & 21 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | $\mathrm{CP}_{1}$ Input to Q1 Output |  | $\begin{aligned} & \hline 16 \\ & 22 \end{aligned}$ | $\begin{aligned} & 24 \\ & 33 \end{aligned}$ |  | $\begin{aligned} & 12 \\ & 23 \end{aligned}$ | $\begin{aligned} & 19 \\ & 35 \end{aligned}$ | ns |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \mathrm{tPHL} \end{aligned}$ | $\mathrm{CP}_{1}$ Input to Q2 Output |  | $\begin{aligned} & \hline 38 \\ & 41 \end{aligned}$ | $\begin{aligned} & \hline 57 \\ & 62 \end{aligned}$ |  | $\begin{aligned} & 34 \\ & 42 \end{aligned}$ | $\begin{aligned} & \hline 51 \\ & 63 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | $\mathrm{CP}_{1}$ Input to Q3 Output |  | $\begin{aligned} & 12 \\ & 30 \end{aligned}$ | $\begin{aligned} & 18 \\ & 45 \end{aligned}$ |  | $\begin{aligned} & 55 \\ & 63 \end{aligned}$ | $\begin{aligned} & 78 \\ & 95 \end{aligned}$ | ns |  |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Data to Output |  | $\begin{aligned} & 20 \\ & 29 \end{aligned}$ | $30$ |  | $\begin{aligned} & 18 \\ & 29 \end{aligned}$ | $\begin{aligned} & 27 \\ & 44 \end{aligned}$ | ns |  |
| $\begin{aligned} & \mathrm{tPLH} \\ & \text { tPHL } \end{aligned}$ | PL Input to Any Output |  | $\begin{aligned} & 27 \\ & 30 \end{aligned}$ | $\begin{aligned} & 41 \\ & 45 \end{aligned}$ |  | $\begin{aligned} & 26 \\ & 30 \end{aligned}$ | $\begin{aligned} & \hline 39 \\ & 45 \end{aligned}$ | ns |  |
| tPHL | MR Input to Any Output |  | 34 | 51 |  | 34 | 51 | ns |  |

AC SETUP REQUIREMENTS $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

| Symbol | Parameter | Limits |  |  |  |  |  | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | LS196 |  |  | LS197 |  |  |  |  |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| tw | $\mathrm{CP}_{0}$ Pulse Width | 20 |  |  | 20 |  |  | ns | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| tw | $\mathrm{CP}_{1}$ Pulse Width | 30 |  |  | 30 |  |  | ns |  |
| tw | PL Pulse Width | 20 |  |  | 20 |  |  | ns |  |
| tw | MR Pulse Width | 15 |  |  | 15 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data Input Setup Time - HIGH | 10 |  |  | 10 |  |  | ns |  |
| $\mathrm{t}_{\text {s }}$ | Data Input Setup Time - LOW | 15 |  |  | 15 |  |  | ns |  |
| th | Data Hold Time - HIGH | 10 |  |  | 10 |  |  | ns |  |
| th | Data Hold Time - LOW | 10 |  |  | 10 |  |  | ns |  |
| trec | Recovery Time | 30 |  |  | 30 |  |  | ns |  |

## DEFINITIONS OF TERMS

SETUP TIME ( $\mathrm{t}_{\mathrm{s}}$ ) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.
HOLD TIME ( th ) — is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recog-
nition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.

RECOVERY TIME (trec) - is defined as the minimum time required between the end of the reset pulse and the clock transition from HIGH to LOW in order to recognize and transfer LOW Data to the Q outputs.

## AC WAVEFORMS



Figure 1


NOTE: PL = LOW
Figure 2


Figure 3


Figure 4


* The shaded areas indicate when the input is permitted to change for predictable output performance

Figure 5

