### INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

# HEF4046B MSI Phase-locked loop

Product specification
File under Integrated Circuits, IC04

January 1995






HEF4046B MSI

#### **DESCRIPTION**

The HEF4046B is a phase-locked loop circuit that consists of a linear voltage controlled oscillator (VCO) and two different phase comparators with a common signal input amplifier and a common comparator input. A 7 V regulator (zener) diode is provided for supply voltage regulation if necessary. For functional description see further on in this data.



#### **FAMILY DATA**

HEF4046BP(N): 16-lead DIL; plastic See Family Specifications

(SOT38-1)

HEF4046BD(F): 16-lead DIL; ceramic (cerdip) I<sub>DD</sub> LIMITS cat

(SOT74)

HEF4046BT(D): 16-lead SO; plastic


(SOT109-1)

(): Package Designator North America

 $I_{\text{DD}}$  LIMITS category MSI

See further on in this data.

HEF4046B MSI



#### **PINNING**

- 1. Phase comparator pulse output
- 2. Phase comparator 1 output
- 3. Comparator input
- 4. VCO output
- 5. Inhibit input
- 6. Capacitor C1 connection A
- 7. Capacitor C1 connection B
- 8. Vss
- 9. VCO input
- 10. Source-follower output
- 11. Resistor R1 connection
- 12. Resistor R2 connection
- 13. Phase comparator 2 output
- 14. Signal input
- 15. Zener diode input for regulated supply.

#### **FUNCTIONAL DESCRIPTION**

#### **VCO** part

The VCO requires one external capacitor (C1) and one or two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency off-set if required. The high input impedance of the VCO simplifies the design of low-pass filters; it permits the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at pin 10. If this pin (SF<sub>OUT</sub>) is used, a load resistor (RSF) should be connected from this pin to V<sub>SS</sub>; if unused, this pin should be left open. The VCO output (pin 4) can either be connected directly to the comparator input (pin 3) or via a frequency divider. A LOW level at the inhibit input (pin 5) enables the VCO and the source follower, while a HIGH level turns off both to minimize stand-by power consumption.

#### **Phase comparators**

The phase-comparator signal input (pin 14) can be direct-coupled, provided the signal swing is between the standard HE4000B family input logic levels. The signal must be capacitively coupled to the self-biasing amplifier at the signal input in case of smaller swings. Phase comparator 1 is an EXCLUSIVE-OR network. The signal and comparator input frequencies must have a 50% duty

factor to obtain the maximum lock range. The average output voltage of the phase comparator is equal to  $1\!\!/_2$   $V_{DD}$  when there is no signal or noise at the signal input. The average voltage to the VCO input is supplied by the low-pass filter connected to the output of phase comparator 1. This also causes the VCO to oscillate at the centre frequency ( $f_o$ ). The frequency capture range (2  $f_c$ ) is defined as the frequency range of input signals on which the PLL will lock if it was initially out of lock. The frequency lock range (2  $f_L$ ) is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With phase comparator 1, the range of frequencies over which the PLL can acquire lock (capture range) depends on the low-pass filter characteristics and this range can be made as large as the lock range. Phase comparator 1 enables the PLL system to remain in lock in spite of high amounts of noise in the input signal. A typical behaviour of this type of phase comparator is that it may lock onto input frequencies that are close to harmonics of the VCO centre frequency. Another typical behaviour is, that the phase angle between the signal and comparator input varies between 0° and 180° and is 90° at the centre frequency. Figure 3 shows the typical phase-to-output response characteristic.





Figure 4 shows the typical waveforms for a PLL employing phase comparator 1 in locked condition of  $f_o$ .



### Phase-locked loop


HEF4046B MSI

Phase comparator 2 is an edge-controlled digital memory network. It consists of four flip-flops, control gating and a 3-state output circuit comprising p and n-type drivers having a common output node. When the p-type or n-type drivers are ON, they pull the output up to  $V_{\text{DD}}$  or down to  $V_{\text{SS}}$  respectively. This type of phase comparator only acts on the positive-going edges of the signals at SIGN\_{IN} and COMP\_{IN}. Therefore, the duty factors of these signals are not of importance.

If the signal input frequency is higher than the comparator input frequency, the p-type output driver is maintained ON most of the time, and both the n and p-type drivers are OFF (3-state) the remainder of the time. If the signal input frequency is lower than the comparator input frequency, the n-type output driver is maintained ON most of the time, and both the n and p-type drivers are OFF the remainder of the time. If the signal input and comparator input frequencies are equal, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the comparator input lags the signal input in phase, the p-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the voltage at the capacitor of the low-pass filter connected to this phase comparator is adjusted until the signal and

comparator inputs are equal in both phase and frequency. At this stable point, both p and n-type drivers remain OFF and thus the phase comparator output becomes an open circuit and keeps the voltage at the capacitor of the low-pass filter constant.

Moreover, the signal at the phase comparator pulse output (PCP<sub>OUT</sub>) is a HIGH level which can be used for indicating a locked condition. Thus, for phase comparator 2 no phase difference exists between the signal and comparator inputs over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both p and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator 2 . Figure 5 shows typical waveforms for a PLL employing this type of phase comparator in locked condition.




### Phase-locked loop

HEF4046B MSI

Figure 6 shows the state diagram for phase comparator 2. Each circle represents a state of the comparator. The number at the top, inside each circle, represents the state of the comparator, while the logic state of the signal and comparator inputs are represented by a '0' for a logic LOW or a '1' for a logic HIGH, and they are shown in the left and right bottom of each circle.

The transitions from one to another result from either a logic change at the signal input (S) or the comparator input (C). A positive-going and a negative-going transition are shown by an arrow pointing up or down respectively.

The state diagram assumes, that only one transition on either the signal input or comparator input occurs at any instant. States 3, 5, 9 and 11 represent the condition at the output when the p-type driver is ON, while states 2, 4, 10 and 12 determine the condition when the n-type driver is ON. States 1, 6, 7 and 8 represent the condition when the output is in its high impedance OFF state; i.e. both p and n-type drivers are OFF, and the PCP<sub>OUT</sub> output is HIGH. The condition at output PCP<sub>OUT</sub> for all other states is LOW.



# Phase-locked loop

HEF4046B MSI

#### **DC CHARACTERISTICS**

 $V_{SS} = 0 V$ 

			T <sub>amb</sub> (°C)						
	V <sub>DD</sub> V	SYMBOL	<b>-40</b>		+ 25		+ 85		
			TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Supply current	5		_	_	20	_	_	_	μΑ
(note 1)	10	I <sub>D</sub>	_	_	300	_	-	_	μΑ
	15		_	_	750	_	-	_	μΑ
Quiescent device	5		_	20	-	20	-	150	μΑ
current (note 2)	10	I <sub>DD</sub>	_	40	_	40	-	300	μΑ
	15		_	80	_	80	-	600	μΑ

#### **Notes**

- 1. Pin 15 open; pin 5 at  $V_{DD}$ ; pins 3 and 9 at  $V_{SS}$ ; pin 14 open.
- 2. Pin 15 open; pin 5 at  $V_{DD}$ ; pins 3 and 9 at  $V_{SS}$ ; pin 14 at  $V_{DD}$ ; input current pin 14 not included.

#### **AC CHARACTERISTICS**

 $V_{SS}$  = 0 V;  $T_{amb}$  = 25 °C;  $C_L$  = 50 pF; input transition times  $\leq$  20 ns

	V <sub>DD</sub>	SYMBOL	MIN.	TYP.	MAX	-		
Phase comparators								
Operating supply voltage		V <sub>DD</sub>	3		15	V		
Input resistance	5			750		kΩ		
at SIGN <sub>IN</sub>	10	R <sub>IN</sub>		220		$k\Omega$	at self-bias operating point	
	15			140		$k\Omega$		
A.C. coupled input	5			150		mV	peak-to-peak values;	
sensitivity	10	V <sub>IN</sub>		150		mV	R1 = 10 kΩ; R2 = $\infty$ ;	
at SIGN <sub>IN</sub>	15			200		mV	C1 = 100 pF; independent of the lock range	
D.C. coupled input sensitivity								
at SIGN <sub>IN</sub> ; COMP <sub>IN</sub>	5				1,5	V		
LOW level	10	V <sub>IL</sub>			3,0	V		
	15				4,0	V	full temperature range	
	5		3,5			V	Tuil temperature range	
HIGH level	10	V <sub>IH</sub>	7,0			V		
	15		11,0			V		
Input current	5			7		μΑ		
at SIGN <sub>IN</sub>	10	+ I <sub>IN</sub>		30		μΑ	SIGN <sub>IN</sub> at V <sub>DD</sub>	
	15			70		μΑ		
	5			3		μΑ		
	10	-I <sub>IN</sub>		18		μΑ	SIGN <sub>IN</sub> at V <sub>SS</sub>	
	15			45		μΑ		

# Phase-locked loop

HEF4046B MSI

	V <sub>DD</sub>	SYMBOL	MIN.	TYP.	MAX.			
vco								
Operating supply		V <sub>DD</sub>	3		15	V	as fixed oscilla	tor only
voltage			5		15	V	phase-locked loop operation	
Power dissipation	5			150		μW	$f_0$ = 10 kHz; R1 = 1 M $\Omega$ ; R2 = $\infty$ ; VCO <sub>IN</sub> at $\frac{1}{2}$ V <sub>DD</sub> ; see also Figs 10 and 11	
	10	Р		2500		μW		
	15			9000		μW		
Maximum operating	5		0,5	1,0		MHz	VCO <sub>IN</sub> at V <sub>DD</sub> ; R1 = 10 kΩ; R2 = ∞;	
frequency	10	f <sub>max</sub>	1,0	2,0		MHz		
	15		1,3	2,7		MHz	C1 = 50 pF	
Temperature/	5			0,220,30		%/°C	no frequency offset (f <sub>min</sub> = 0);	
frequency	10			0,04—0,05		%/°C		
stability	15			0,01—0,05		%/°C	see also note 1	
	5			0-0,22		%/°C	with frequency offset (f <sub>min</sub> > 0);	
	10			0-0,04		%/°C		
	15			0—0,01		%/°C	see also note 1	
Linearity	5			0,50		%	$R1 > 10 \text{ k}\Omega$	see Fig.13
	10			0,25		%	$R1 > 400 \text{ k}\Omega$	and Figs 14
	15			0,25		%	$R1 = 1 M\Omega$	15 and 16
Duty factor at	5			50		%		
VCO <sub>OUT</sub>	10	δ		50		%		
	15			50		%		
Input resistance at	5			10 <sup>6</sup>		$M\Omega$		
VCO <sub>IN</sub>	10	R <sub>IN</sub>		10 <sup>6</sup>		$M\Omega$		
	15			10 <sup>6</sup>		$M\Omega$		
Source follower								
Offset voltage	5			1,7		V	<b>D</b> 4010	
VCO <sub>IN</sub> minus	10			2,0		V	$R_{SF}$ = 10 kΩ; VCO <sub>IN</sub> at $\frac{1}{2}$ V <sub>DD</sub>	
SF <sub>OUT</sub>	15			2,1		V	VCOIN at 72 VDD	סט
	5			1,5		V	$R_{SF}$ = 50 kΩ; VCO <sub>IN</sub> at $\frac{1}{2}$ V <sub>DD</sub>	
	10			1,7		V		
	15			1,8		V	VCO <sub>IN</sub> at 72 V <sub>DD</sub>	טוי
Linearity	5			0,3		%	D > 50 kO:	
	10			1,0		%	$R_{SF} > 50 \text{ k}\Omega$ ; see Fig.13	
	15			1,3		%	500 Fig. 10	
Zener diode								
Zener voltage		VZ		7,3		V	$I_Z = 50 \mu A$	
Dynamic resistance		R <sub>Z</sub>		25		Ω	$I_Z = 1 \text{ mA}$	

#### Notes

1. Over the recommended component range.

### Phase-locked loop

HEF4046B MSI

#### **DESIGN INFORMATION**

CHARACTERISTIC	USING PHASE COMPARATOR 1	USING PHASE COMPARATOR 2				
No signal on SIGN <sub>IN</sub>	VCO in PLL system adjusts to centre frequency (f <sub>o</sub> )	VCO in PLL system adjusts to min. frequency (f <sub>min</sub> )				
Phase angle between SIGN <sub>IN</sub> and COMP <sub>IN</sub>	90° at centre frequency (f <sub>o</sub> ), approaching 0° and 180° at ends of lock range (2 f <sub>L</sub> )	always 0° in lock (positive-going edges)				
Locks on harmonics of centre frequency	yes	no				
Signal input noise rejection	high	low				
Lock frequency range (2 f <sub>L</sub> )	the frequency range of the input signal on which the loop will stay locked if it was initially in lock; $2 f_L = \text{full VCO}$ frequency range $= f_{\text{max}} - f_{\text{min}}$					
Capture frequency range (2 f <sub>C</sub> )	the frequency range of the input signal on which the loop will lock if it was initially out of lock					
	depends on low-pass filter characteristics; $f_C < f_L$	$f_C = f_L$				
Centre frequency (f <sub>o</sub> )	the frequency of the VCO when VCO $_{\rm IN}$ at $^{1}\!\!/_{\!2}{\rm V}_{\rm DD}$					

#### **VCO** component selection

Recommended range for R1 and R2: 10 k $\Omega$  to 1 M $\Omega$ ; for C1: 50 pF to any practical value.

- 1. VCO without frequency offset (R2 =  $\infty$ ).
  - a) Given f<sub>o</sub>: use f<sub>o</sub> with Fig.7 to determine R1 and C1.
  - b) Given  $f_{max}$ : calculate  $f_o$  from  $f_o = \frac{1}{2} f_{max}$ ; use  $f_o$  with Fig.7 to determine R1 and C1.
- 2. VCO with frequency offset.
  - a) Given  $f_o$  and  $f_L$ : calculate  $f_{min}$  from the equation  $f_{min} = f_o f_L$ ; use  $f_{min}$  with Fig. 8 to determine R2 and C1; calculate  $\frac{f_{max}}{f_{min}}$  from the equation  $\frac{f_{max}}{f_{min}} = \frac{f_o + f_L}{f_o f_L}$ ; use  $\frac{f_{max}}{f_{min}}$  with Fig. 9 to determine the ratio R2/R1 to obtain R1.
  - b) Given f<sub>min</sub> and f<sub>max</sub>: use f<sub>min</sub> with Fig.8 to determine R2 and C1; calculate

$$\frac{f_{max}}{f_{min}}$$
; use  $\frac{f_{max}}{f_{min}}$ 

with Fig.9 to determine R2/R1 to obtain R1.

HEF4046B MSI




Fig.7 Typical centre frequency as a function of capacitor C1;  $T_{amb}$  = 25 °C;  $VCO_{IN}$  at  $\frac{1}{2}$   $V_{DD}$ ; INH at  $V_{SS}$ ;  $R_2$  =  $\infty$ .







Fig.8 Typical frequency offset as a function of capacitor C1;  $T_{amb}$  = 25 °C;  $VCO_{IN}$  at  $V_{SS}$ ; INH at  $V_{SS}$ ; R1 =  $\infty$ .

# Phase-locked loop











Fig.12 Power dissipation of source follower as a function of R<sub>SF</sub>; VCO<sub>IN</sub> at  ${}^{1}\!/_{2}$  V<sub>DD</sub>; R1 =  $\infty$ ; R2 =  $\infty$ .






Fig.14 VCO frequency linearity as a function of R1; R2 =  $\infty$ ; V<sub>DD</sub> = 5 V.




Fig.15 VCO frequency linearity as a function of R1; R2 =  $\infty$ ; V<sub>DD</sub> = 10 V.




Fig.16 VCO frequency linearity as a function of R1; R2 =  $\infty$ ; V<sub>DD</sub> = 15 V.