datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
HOME  >>>  Agere -> LSI Corporation  >>> M-TDAT162G52-3BAL2 PDF

M-TDAT162G52-3BAL2 데이터시트 - Agere -> LSI Corporation

M-TDAT162G52-3BAL2 image

부품명
M-TDAT162G52-3BAL2

Other PDF
  no available.

PDF
DOWNLOAD     

page
810 Pages

File Size
8.8 MB

제조사
Agere
Agere -> LSI Corporation 

Description
The MARS2G5 P-Pro SONET/SDH interface device provides a versatile solution for quad OC-3, quad OC-12, and for single OC-48 linear datacom/telecom applications. Constructed using COM2 CMOS modular process, this device incorporates integrated SONET/SDH framing, section/line/path termination, pointer processing, and data engine blocks.


FEATUREs
■ One of the next-generation, system-on-a-chip devices of Agere Systems’ multiservice access & rate solutions MARSTM family of framers.
■ Transmission convergence and SONET/SDH terminal functionality for linear networks.
■ Versatile IC supports 155/622/2488 Mbits/s SONET/SDH interface solutions for packet over SONET (POS), packet over fiber (POF), or asynchronous transfer mode (ATM) applications.
■ Low-power 1.6 V/3.3 V operation.

SONET/SDH Interface
■ Termination of quad STS-3/STM-1, quad STS-12/STM-4, or single STS-48/STM-16.
■ Supports overhead processing for transport and path overhead bytes.
■ Optional insertion and extraction of overhead bytes via serial overhead interface.
■ STS pointer processing to align the receive frame to the system frame.
■ Support for 1 + 1 and 1:1 linear networks.
■ Full path termination and SPE extraction/insertion.
■ SONET/SDH compliant condition and alarm reporting.
■ Handles all concatenation levels of STS-3c to STS-48c (in multiples of 3: e.g., 3c, 6c, 9c, etc.).
■ Built-in diagnostic loopback modes.
■ Compliant with the following Telcordia Technologies®, ANSI®, and ITU standards:
    — GR-253 CORE: SONET Transport Systems: Common Generic Criteria.
    — ITU-T G.707: Network Node Interface for the Synchronous Digital Hierarchy.
    — ITU-T G.803: Architecture of Transport Networks Based on the Synchronous Digital Hierarchy.
    — T1.105: SONET-Basic Description including Multiplex Structure, Rates, and Formats.
    — T1.105.02 SONET-Payload Mappings.
    — T1.105.03 SONET-Jitter at Network Interfaces.
    — T1.105.06 SONET Physical Layer Specifications.
    — T1.105.07 SONET-Sub-STS-1 Interface Rates and Formats Specification.
    — ITU-T I.432: B-ISDN User-Network InterfacePhysical Layer Specification.
    — IETF RFC 2615: PPP over SONET/SDH.
    — IETF RFC 1661: The Point-to-Point Protocol (PPP).
    — IETF RFC 1662: PPP in HDLC-like Framing.

Data Processing
■ Provisionable data engine supports payload insertion/extraction for PPP, ATM, or HDLC streams.
■ Extraction and insertion of DS3 frames containing HDLC or ATM data streams for up to 16 channels.
■ Integrated UTOPIA Level 2 and Level 3 compatible physical layer interface for packets or ATM cells.
■ Provides/supports internal E3 mapping.
■ Supports DS3/PLCP and clear channel DS3 mapping.
■ Insertion and extraction of up to 16 separate data channels.
■ Direct cell/packet over fiber interface device.
■ Compliant with ATM forum, ITU standards, and IETF standards.
■ Supports generic framing procedure (GFP) protocol.

Interfaces
■ Enhanced UTOPIA interface for cell and packet transfer.
■ IEEE® 1149.1 port with BIST, scan, and boundry scan.

Microprocessor Interface
■ Up to 66 MHz synchronous.
■ 16-bit address and 16-bit data interface.
■ Synchronous or asynchronous modes available.
■ Configurable to operate with most commercial microprocessors.

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

부품명
상세내역
보기
제조사
SONET/SDH 155/622/2488 Mbits/s Data Interfaces
PDF
Agere -> LSI Corporation
155 Mbits/s/622 Mbits/s Interface SONET/SDH x84/x63 Ultramapper
PDF
Agere -> LSI Corporation
SONET/SDH Interface for 622 & 155 Mbit/s
PDF
PMC-Sierra
622/155 Mb/s SONET/SDH MDFP
PDF
TriQuint Semiconductor
Super Mapper 155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
PDF
Agere -> LSI Corporation
SONET/SDH Payload Extractor/Aligner for 2488 Mbit/s
PDF
PMC-Sierra
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation
PDF
Vitesse Semiconductor
155 Mbps SONET/SDH ATM Framer ( Rev : V2 )
PDF
Toshiba
ATM/SONET/SDH 155/622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation
PDF
Vitesse Semiconductor
SONET/SDH PAYLOAD EXTRACTOR/ALIGNER FOR 622 MBIT/S
PDF
PMC-Sierra

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]