CP316V(2005) 데이터시트 - Central Semiconductor
제조사

Central Semiconductor
PROCESS DETAILS
Process EPITAXIAL PLANAR
Die Size 20 x 20 MILS
Die Thickness 7.1 MILS
Base Bonding Pad Area 4.0 x 4.0 MILS
Emitter Bonding Pad Area 4.7 x 4.7 MILS
Top Side Metalization Al - 30,000Å
Back Side Metalization Au - 18,000Å
Small Signal Transistor NPN - High Voltage Transistor Chip ( Rev : 2005 )
Central Semiconductor
Small Signal Transistor NPN - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistor NPN - High Voltage Transistor Chip ( Rev : 2010 )
Central Semiconductor
Small Signal Transistor NPN - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistors PNP - High Voltage Transistor Chip ( Rev : 2005 )
Central Semiconductor
Small Signal Transistors PNP - High Voltage Transistor Chip
Central Semiconductor
Small Signal Transistors PNP - High Voltage Transistor Chip ( Rev : 2005 )
Central Semiconductor
Small Signal Transistors PNP - High Voltage Transistor Chip
Central Semiconductor