datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크
HOME  >>>  Nexperia B.V. All rights reserved  >>> 74AHCT125D-Q100 PDF

74AHCT125D-Q100(2012) 데이터시트 - Nexperia B.V. All rights reserved

74AHC125-Q100 image

부품명
74AHCT125D-Q100

Other PDF
  lastest PDF  

PDF
DOWNLOAD     

page
17 Pages

File Size
754.5 kB

제조사
NEXPERIA
Nexperia B.V. All rights reserved 

General description
   The 74AHC125-Q100; 74AHCT125-Q100 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard JESD7-A.

Features and benefits
◾ Automotive product qualification in accordance with AEC-Q100 (Grade 1)
   ✦ Specified from -40 °C to +85 °C and from -40 °C to +125 °C
◾ Balanced propagation delays
◾ All inputs have a Schmitt trigger action
◾ Inputs accept voltages higher than VCC
◾ For 74AHC125-Q100: CMOS input levels
◾ For 74AHCT125-Q100: TTL input levels
◾ ESD protection:
   ✦ MIL-STD-883, method 3015 exceeds 2000 V
   ✦ HBM JESD22-A114F exceeds 2000 V
   ✦ MM JESD22-A115-A exceeds 200 V (C = 200 pf, R = 0 Ω)
◾ Multiple package options


Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]