LTC6994CS6-1 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

제조사

LTC6994CS6-1

TimerBlox: Delay Block/Debouncer

Analog Devices 

LTC6994-1/LTC6994-2

APPLICATIONS INFORMATION

Settling Time

Following a 2× or 0.5× step change in ISET , the out-

put delay takes approximately six master clock cycles

(6 • tMASTER) to settle to within 1% of the final value.

An example is shown in Figure 12, using the circuit in

Figure 10.

VCTRL

2V/DIV

IN

5V/DIV

OUT

5V/DIV

DELAY

2µs/DIV

LTC6994-1

V+ = 3.3V

DIVCODE = 0

RSET = 200k

RMOD = 464k

tOUT = 3µs AND 6µs

20µs/DIV

699412 F12

Figure 12. Typical Settling Time

Coupling Error

The current sourced by the SET pin is used to bias the

internal master oscillator. The LTC6994 responds to

changes in ISET almost immediately, which provides excel-

lent settling time. However, this fast response also makes

the SET pin sensitive to coupling from digital signals, such

as the IN input.

Even an excellent layout will allow some coupling between

IN and SET. Additional error is included in the specified

accuracy for NDIV = 1 to account for this. Figure 13 shows

that ÷1 supply variation is dependent on coupling from

rising or falling inputs.

A very poor layout can actually degrade performance

further. The PCB layout should avoid routing SET next to

IN (or any other fast-edge, wide-swing signal).

1.0

0.8

0.6

FALLING EDGE DELAY

0.4

0.2

0

–0.2 RISING EDGE DELAY

–0.4

–0.6

–0.8 RSET = 50k

NDIV = 1

–1.0

2

3

4

5

6

SUPPLY (V)

699412 F13

Figure 13. Delay Drift vs Supply Voltage

For more information www.analog.com

Rev. C

19

Share Link: