MPC9600 HTML VIEW PDF DOWNLOAD, MPC9600 데이터시트 - Integrated Device Technology DATASHEETBANK

MPC9600 데이터 시트보기 (PDF) - Integrated Device Technology

부품명

상세내역

제조사

MPC9600

Low Voltage, 2.5V and 3.3V LVCMOS PLL Clock Driver

Integrated Device Technology

MPC9600 Datasheet PDF : 15 Pages

1 2 3 4 5 6 7 8 9 10 Next Last

MPC9600 Data Sheet

LOW VOLTAGE, 2.5V AND 3.3V LVCMOS PLL CLOCK DRIVER

APPLICATIONS INFORMATION

Programming the MPC9600

The MPC9600 clock driver outputs can be configured into

several divider modes. Additionally the external feedback of the

device allows for flexibility in establishing various input to output

frequency relationships. The selectable feedback divider of the

three output groups allows the user to configure the device for 1:2,

1:3, 1:4 and 1:6 input:output frequency ratios. The use of even

dividers ensure that the output duty cycle is always 50%. Table 8

illustrates the various output configurations, the table describes

the outputs using the input clock frequency CLK as a reference.

The feedback divider division settings establish the output

relationship, in addition, it must be ensured that the VCO will be

stable given the frequency of the outputs desired. The feedback

frequency should be used to situate the VCO into a frequency

range in which the PLL will be stable. The design of the PLL

supports output frequencies from 50 MHz to 200 MHz while the

VCO frequency range is specified from 200 MHz to 400 MHz and

should not be exceeded for stable operation.

Table 8. Output Frequency Relationship(1) for QFB Connected to FB_IN

Configuration Inputs

FSEL_FB FSELA FSELB

FSELC

Input Frequency

Range CLK

[MHz]

Output Frequency Ratio and Range

Ratio, QAx [MHz] Ratio, QBx [MHz] Ratio, QCx [MHz]

25.0–50.0

4•CLK (100–200) 4•CLK (100–200) 4•CLK (100–200)

4•CLK (100–200) 4•CLK (100–200) 2•CLK (50.0–100)

4•CLK (100–200) 2•CLK (50.0–100) 4•CLK (100–200)

4•CLK (100–200) 2•CLK (50.0–100) 2•CLK (50.0–100)

2•CLK (50.0–100) 4•CLK (100–200) 4•CLK (100–200)

2•CLK (50.0–100) 4•CLK (100–200) 2•CLK (50.0–100)

2•CLK (50.0–100) 2•CLK (50.0–100) 4•CLK (100–200)

2•CLK (50.0–100) 2•CLK (50.0–100) 2•CLK (50.0–100)

16.67–33.33

6•CLK (100–200) 6•CLK (100–200) 6•CLK (100–200)

6•CLK (100–200) 6•CLK (100–200) 3•CLK (50.0–100)

6•CLK (100–200) 3•CLK (50.0–100) 6•CLK (100–200)

6•CLK (100–200) 3•CLK (50.0–100) 3•CLK (50.0–100)

3•CLK (50.0–100) 6•CLK (100–200) 6•CLK (100–200)

3•CLK (50.0–100) 6•CLK (100–200) 3•CLK (50.0–100)

3•CLK (50.0–100) 3•CLK (50.0–100) 6•CLK (100–200)

3•CLK (50.0–100) 3•CLK (50.0–100) 3•CLK (50.0–100)

1. Output frequency relationship with respect to input reference frequency CLK. The VCO frequency range is always 200–400.

MPC9600 REVISION 6 JANUARY 7, 2013

Share Link: