CY7C1442AV33(2005) 데이터 시트보기 (PDF) - Cypress Semiconductor
부품명
상세내역
제조사
CY7C1442AV33 Datasheet PDF : 27 Pages
| |||
Switching Waveforms
Read Cycle Timing[27]
tCYC
PRELIMINARY
CY7C1440AV33
CY7C1442AV33
CY7C1446AV33
CLK
ADSP
ADSC
ADDRESS
GW, BWE,
BWx
CE
ADV
OE
Data Out (Q)
tCH tCL
t
ADS
tADH
tADS tADH
tAS tAH
A1
A2
tWES tWEH
A3
Burst continued with
new base address
tCES tCEH
Deselect
cycle
tADVS tADVH
ADV
suspends
burst.
High-Z
tCLZ
tCO
tOEHZ
Q(A1)
tOEV
tCO
tOELZ
tDOH
Q(A2)
Q(A2 + 1)
Q(A2 + 2)
Q(A2 + 3)
Single READ
BURST READ
tCHZ
Q(A2)
Q(A2 + 1)
Burst wraps around
to its initial state
DON’T CARE
UNDEFINED
Note:
27. On this diagram, when CE is LOW: CE1 is LOW, CE2 is HIGH and CE3 is LOW. When CE is HIGH: CE1 is HIGH or CE2 is LOW or CE3 is HIGH.
Document #: 38-05383 Rev. *B
Page 21 of 27
Share Link: 