ML9092-01TB 데이터 시트보기 (PDF) - LAPIS Semiconductor Co., Ltd.

부품명

상세내역

제조사

ML9092-01TB

LCD Driver with Key Scanner and RAM

LAPIS Semiconductor Co., Ltd. 

LAPIS Semiconductor

FEDL9092-01

ML9092-01/02/03/04

Duty

1/8

1/9

1/10

Y register setting range

and loop range

0 to 7 (00H to 07H)

0 to 8 (00H to 08H)

0 to 9 (00H to 09H)

This register is reset to “0” when the RESET pin is made low.

Invalid address setting range

0 to 7 (00H to 07H)

0 to 8 (00H to 08H)

0 to 9 (00H to 09H)

 Port register A (PTA) set

D7

D6

D5

D4

D3

D2

D1

D0

—

PTA

—: don’t care

The port register A set instruction sets the output of port A.

When the PTA bit is set to “1”, a “H” level is output from the PA0 pin of general purpose port A. In the same way,

when the PTA bit is set to “0”, a “L” level is output from the PA0 pin. If the RESET pin is pulled to a “L” level, the

PE bit (bit D2) of the control register is reset to “0”, this register is reset to “0”, and the PA0 pin goes to high

impedance.

After the reset state is released, if the PTA bit of this register is set to “1” or “0” and then the PE bit is set to “1”, the

PA0 pin is released from its high impedance state and a “H” or “L” level that corresponds to the set status of the

PTA bit, is output from the PA0 pin.

 Port register B (PTB) set

D7

D6

D5

D4

D3

D2

D1

D0

—

PTB2

PTB1

PTB0

—: don’t care

The port register B set instruction sets the output of port B. (Applies to the ML9092-01/04.)

When each bit of PTB0 to PTB2 is set to “1”, the PWM signal set in the PWM0 to PWM2 registers is output from

each of the PB0 to PB2 pins of the general purpose port B. In the same way, when each bit of PTB0 to PTB2 is set

to “0”, each of the PB0 to PB2 pins are pulled to a “L” level. If the RESET pin is pulled to a “L” level, the PE bit

(bit D2) of the control register is reset to “0”, this register is reset to “0”, and the PB0 to PB2 pins go to high

impedance.

After the reset state is released, if the a PWM value is set in the PWM0 to PWM2 registers and then the PE bit is set

to “1”, the PB0 to PB2 registers are released from their high impedance state and a PWM waveform is output.

45/66

Share Link: