HIP6006 데이터 시트보기 (PDF) - Renesas Electronics
부품명
상세내역
제조사
HIP6006 Datasheet PDF : 12 Pages
| |||
HIP6006
OSC
VIN
DRIVER
PWM
COMPARATOR
LO
VOSC
+-
DRIVER
ZFB
VE/A
+-
ZIN
ERROR REFERENCE
AMP
PHASE
CO
ESR
(PARASITIC)
VOUT
7. Estimate Phase Margin - Repeat if Necessary
Figure 8 shows an asymptotic plot of the DC-DC converter’s
gain vs frequency. The actual Modulator Gain has a high gain
peak do to the high Q factor of the output filter and is not
shown in Figure 8. Using the above guidelines should give a
Compensation Gain similar to the curve plotted. The open loop
error amplifier gain bounds the compensation gain. Check the
compensation gain at FP2 with the capabilities of the error
amplifier. The Closed Loop Gain is constructed on the log-log
graph of Figure 8 by adding the Modulator Gain (in dB) to the
Compensation Gain (in dB). This is equivalent to multiplying
the modulator transfer function to the compensation transfer
function and plotting the gain.
DETAILED COMPENSATION COMPONENTS
C2
C1
R2
ZFB
VOUT
ZIN
C3 R3
COMP
R1
-
FB
+
HIP6006
REF
FIGURE 7. VOLTAGE - MODE BUCK CONVERTER
COMPENSATION DESIGN
closed loop transfer function with the highest 0dB crossing
frequency (f0dB) and adequate phase margin. Phase margin is
the difference between the
180o The equations below
closed loop phase at f0dB and
relate the compensation network’s
poles, zeros and gain to the components (R1, R2, R3, C1, C2,
and C3) in Figure 8. Use these guidelines for locating the poles
and zeros of the compensation network:
Compensation Break Frequency Equations
FZ1 = 2-------------R---1--2---------C-----1--
FZ2 = 2----------------R-----1----+-1----R-----3------------C----3--
FP1
=
--------------------------1----------------------------
2
R2
C-C----1-1----+-----CC----2-2--
FP2 = 2-------------R---1--3---------C-----3--
1. Pick Gain (R2/R1) for desired converter bandwidth
2. Place 1ST Zero Below Filter’s Double Pole
(~75% FLC)
3. Place 2ND Zero at Filter’s Double Pole
4. Place 1ST Pole at the ESR Zero
5. Place 2ND Pole at Half the Switching Frequency
6. Check Gain against Error Amplifier’s Open-Loop Gain
100
FZ1 FZ2 FP1 FP2
80
60
OPEN LOOP
ERROR AMP GAIN
40
20LOG
20 (R2/R1)
20LOG
0
(VIN/VOSC)
-20
MODULATOR
GAIN
-40
-60
FLC
FESR
10
100
1K
10K 100K
COMPENSATION
GAIN
CLOSED LOOP
GAIN
1M 10M
FREQUENCY (Hz)
FIGURE 8. ASYMPTOTIC BODE PLOT OF CONVERTER GAIN
The compensation gain uses external impedance networks
ZFB and ZIN to provide a stable, high bandwidth (BW) overall
loop. A stable control loop has a gain crossing with -
20dB/decade slope and a phase margin greater than 45o.
Include worst case component variations when determining
phase margin.
Component Selection Guidelines
Output Capacitor Selection
An output capacitor is required to filter the output and supply
the load transient current. The filtering requirements are a
function of the switching frequency and the ripple current. The
load transient requirements are a function of the slew rate
(di/dt) and the magnitude of the transient load current. These
requirements are generally met with a mix of capacitors and
careful layout.
Modern microprocessors produce transient load rates above
1A/ns. High frequency capacitors initially supply the transient
and slow the current load rate seen by the bulk capacitors. The
bulk filter capacitor values are generally determined by the
ESR (effective series resistance) and voltage rating
requirements rather than actual capacitance requirements.
High frequency decoupling capacitors should be placed as
close to the power pins of the load as physically possible. Be
FN4306 Rev.3.00
April 1, 2005
Page 7 of 12
Share Link: 