Nexperia
HEF4040B
12-stage binary ripple counter
6. Pinning information
6.1 Pinning
Fig 4. Pin configuration
+()%
4
4
4
4
4
4
4
966
9''
4
4
4
4
05
&3
4
DDH
6.2 Pin description
Table 2. Pin description
Symbol
Pin
VSS
Q0 to Q11
8
9, 7, 6, 5, 3, 2, 4, 13, 12, 14, 15, 1
CP
10
MR
11
VDD
16
Description
ground supply voltage
parallel output
clock input (HIGH-to-LOW edge-triggered)
master reset input (active HIGH)
supply voltage
HEF4040B
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 9 — 23 March 2016
© Nexperia B.V. 2017. All rights reserved
3 of 13