datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

IDT7016L35PFG8 데이터 시트보기 (PDF) - Integrated Device Technology

부품명
상세내역
제조사
IDT7016L35PFG8
IDT
Integrated Device Technology 
IDT7016L35PFG8 Datasheet PDF : 21 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IDT7016S/L
High-Speed 16K x 9 Dual-Port Static RAM
Waveform of Read Cycles(5)
ADDR
CE
tRC
tAA(4)
(4)
tACE
tAOE (4)
OE
Military, Industrial and Commercial Temperature Ranges
R/W
DATAOUT
tLZ (1)
tOH
VALID DATA(4)
BUSYOUT
tBDD(3,4)
tHZ(2)
3190 drw 07
NOTES:
1. Timing depends on which signal is asserted last, OE or CE.
2. Timing depends on which signal is de-asserted first, CE or OE.
3. tBDDdelay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation
to valid output data.
4. Start of valid data depends on which timing becomes effective last: tAOE,tACE,tAA or tBDD.
5. SEM = VIH.
Timing of Power-Up / Power-Down
CE
tPU
ICC
50%
ISB
tPD
50%
,
3190 drw 08
6.842

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]