BF1202R 데이터 시트보기 (PDF) - NXP Semiconductors.
부품명
상세내역
제조사
BF1202R Datasheet PDF : 15 Pages
| |||
NXP Semiconductors
N-channel dual-gate PoLo MOS-FETs
Product specification
BF1202; BF1202R; BF1202WR
STATIC CHARACTERISTICS
Tj = 25 C unless otherwise specified.
SYMBOL
PARAMETER
V(BR)DSS drain-source breakdown voltage
V(BR)G1-SS gate 1-source breakdown voltage
V(BR)G2-SS gate 2-source breakdown voltage
V(F)S-G1 forward source-gate 1 voltage
V(F)S-G2 forward source-gate 2 voltage
VG1-S(th) gate 1-source threshold voltage
VG2-S(th) gate 2-source threshold voltage
IDSX
drain-source current
IG1-SS
IG2-SS
gate 1 cut-off current
gate 2 cut-off current
Note
1. RG1 connects G1 to VGG = 5 V.
CONDITIONS
VG1-S = VG2-S = 0; ID = 10 A
VG2-S = VDS = 0; IG1-S = 10 mA
VG1-S = VDS = 0; IG2-S = 10 mA
VG2-S = VDS = 0; IS-G1 = 10 mA
VG1-S = VDS = 0; IS-G2 = 10 mA
VG2-S = 4 V; VDS = 5 V; ID = 100 A
VG1-S = 5 V; VDS = 5 V; ID = 100 A
VG2-S = 4 V; VDS = 5 V; RG1 = 120 k;
note 1
VG2-S = VDS = 0; VG1-S = 5 V
VG1-S = VDS = 0; VG2-S = 4 V
MIN.
10
6
6
0.5
0.5
0.3
0.3
8
MAX.
1.5
1.5
1.0
1.2
16
UNIT
V
V
V
V
V
V
V
mA
50
nA
20
nA
DYNAMIC CHARACTERISTICS
Common source; Tamb = 25 C; VG2-S = 4 V; VDS = 5 V; ID = 12 mA; unless otherwise specified.
SYMBOL
PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
yfs
Cig1-ss
Cig2-ss
Coss
Crss
F
Gtr
Xmod
forward transfer admittance pulsed; Tj = 25 C
25
input capacitance at gate 1 f = 1 MHz
input capacitance at gate 2 f = 1 MHz
output capacitance
f = 1 MHz
reverse transfer capacitance f = 1 MHz
noise figure
power gain
cross-modulation
f = 10.7 MHz; GS = 20 mS; BS = 0
f = 400 MHz; YS = YS opt
f = 800 MHz; YS = YS opt
f = 200 MHz; GS = 2 mS; BS = BS opt;
GL = 0.5 mS; BL = BL opt
f = 400 MHz; GS = 2 mS; BS = BS opt;
GL = 1 mS; BL = BL opt
f = 800 MHz; GS = 3.3 mS; BS = BS opt;
GL = 1 mS; BL = BL opt
input level for k = 1%; fw = 50 MHz;
funw = 60 MHz; note 1
at 0 dB AGC
90
at 10 dB AGC
at 40 dB AGC
100
30
40
1.7 2.2
1
0.85
15
30
9
11
0.9 1.5
1.1 1.8
34.5
30.5
26.5
92
105
mS
pF
pF
pF
fF
dB
dB
dB
dB
dB
dB
dBV
dBV
dBV
Note
1. Measured in Fig.21 test circuit.
2010 Sep 16
4
Share Link: 