datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

74ABT374A 데이터 시트보기 (PDF) - NXP Semiconductors.

부품명
상세내역
제조사
74ABT374A Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
74ABT374A
Octal D-type flip-flop; positive-edge trigger; 3-state
Rev. 2 — 18 December 2012
Product data sheet
1. General description
The 74ABT374A high-performance BiCMOS device combines low static and dynamic
power dissipation with high speed and high output drive.
The 74ABT374A is an 8-bit, edge triggered register coupled to eight 3-state output
buffers. The two sections of the device are controlled independently by the clock input
(CP) and output enable input (OE) control gates.
The register is fully edge-triggered. The state of each D input, one set-up time before the
LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop’s Q output.
The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS
memories, or MOS microprocessors. The active LOW output enable (OE) controls all
eight 3-state buffers independent of the clock operation.
When OE is LOW, the stored data appears at the outputs. When OE is HIGH, the outputs
are in the high-impedance “OFF” state, which means they will neither drive nor load the
bus.
2. Features and benefits
8-bit positive edge triggered register
3-state output buffers
Power-on 3-state
Power-on reset
Output capability: +64 mA/32 mA
Latch-up protection exceeds 500 mA per JESD78B class II level A
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Live insertion/extraction permitted

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]