AD7724(RevA) 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

제조사

AD7724
(Rev.:RevA)

Dual CMOS
Σ-Δ Modulators

Analog Devices 

AD7724

TIMING CHARACTERISTICS (AVDD = 5 V ؎ 5%; DVDD = 5 V ؎ 5%; DVDD1 = 3 V ؎ 5%; AGND = DGND = 0 V, REF2A =

REF2B = 2.5 V, unless otherwise noted)

Parameter

Limit at TMIN, TMAX

(A Version)

Unit

Conditions/Comments

fMCLK

t1

t2

t3

t4

t5

t6

t7

NOTE

Guaranteed by design.

100

15

67

0.45 × tMCLK

0.45 × tMCLK

15

10

10

20 × tMCLK

kHz min

MHz max

ns min

ns min

ns min

ns min

ns min

ns min

ns max

Master Clock Frequency

13 MHz for Specified Performance

Master Clock Period

Master Clock Input High Time

Master Clock Input Low Time

Data Hold Time After SCLK Rising Edge

RESET Pulsewidth

RESET Low Time Before MCLK Rising

DVAL High Delay After RESET Low

IOL

1.6mA

TO

OUTPUT

PIN

CL

50pF

1.6V

IOH

200␮A

Figure 2. Load Circuit for Access Time and Bus Relinquish Time

SCLK (O)

t1

t3

DATA (O)

NOTE:

O SIGNIFIES AN OUTPUT

t2

t4

Figure 3. Data Timing

MCLK (I)

t6

RESET (I)

t5

t7

DVAL (O)

NOTE:

I SIGNIFIES AN INPUT

O SIGNIFIES AN OUTPUT

Figure 4. RESET Timing

–4–

REV. A

Share Link: