Philips Semiconductors
Dual complementary pair and inverter
Product specification
HEF4007UB
gates
AC CHARACTERISTICS
VSS = 0 V; Tamb = 25 °C; CL = 50 pF; input transition times ≤ 20 ns
VDD
V
SYMBOL
TYP. MAX.
TYPICAL EXTRAPOLATION
FORMULA
Propagation delays
Gn → DN ; DP
HIGH to LOW
LOW to HIGH
Output transition times
HIGH to LOW
LOW to HIGH
5
10
tPHL
15
5
10
tPLH
15
5
10
tTHL
15
5
10
tTLH
15
40
80 ns 13 ns + (0,55 ns/pF) CL
20
40 ns 9 ns + (0,23 ns/pF) CL
15
30 ns 7 ns + (0,16 ns/pF) CL
40
75 ns 13 ns + (0,55 ns/pF) CL
20
40 ns 9 ns + (0,23 ns/pF) CL
15
30 ns 7 ns + (0,16 ns/pF) CL
60
120 ns 10 ns + (1,0 ns/pF) CL
30
60 ns 9 ns + (0,42 ns/pF) CL
20
40 ns 6 ns + (0,28 ns/pF) CL
60
120 ns 10 ns + (1,0 ns/pF) CL
30
60 ns 9 ns + (0,42 ns/pF) CL
20
40 ns 6 ns + (0,28 ns/pF) CL
Dynamic power
dissipation per
package (P)
VDD
V
TYPICAL FORMULA FOR P (µW)
5
4500 fi + ∑ (foCL) × VDD2
where
10
20 000 fi + ∑ (foCL) × VDD2
fi = input freq. (MHz)
15
50 000 fi + ∑ (foCL) × VDD2
fo = output freq. (MHz)
CL = load capacitance (pF)
∑(foCL) = sum of outputs
VDD = supply voltage (V)
January 1995
3