XRT83SL314(2003) 데이터 시트보기 (PDF) - Exar Corporation

부품명

상세내역

제조사

XRT83SL314
(Rev.:2003)

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

Exar Corporation 

PRELIMINARY

XRT83SL314

14-CHANNEL T1/E1/J1 SHORT-HAUL LINE INTERFACE UNIT

REV. P1.0.5

FIGURE 17. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN ............................................................................................ 25

2.10 RXMUTE (RECEIVER LOS WITH DATA MUTING) ..................................................................................... 25

FIGURE 18. SIMPLIFIED BLOCK DIAGRAM OF THE RXMUTE FUNCTION................................................................................................... 25

3.0 TRANSMIT PATH LINE INTERFACE ................................................................................................. 26

FIGURE 19. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT PATH ......................................................................................................... 26

3.1 TCLK/TPOS/TNEG DIGITAL INPUTS ............................................................................................................ 26

FIGURE 20. TRANSMIT DATA SAMPLED ON FALLING EDGE OF TCLK...................................................................................................... 26

FIGURE 21. TRANSMIT DATA SAMPLED ON RISING EDGE OF TCLK........................................................................................................ 26

3.2 HDB3/B8ZS ENCODER .................................................................................................................................. 27

TABLE 7: TIMING SPECIFICATIONS FOR TCLK/TPOS/TNEG.................................................................................................................. 27

TABLE 8: EXAMPLES OF HDB3 ENCODING ............................................................................................................................................ 27

TABLE 9: EXAMPLES OF B8ZS ENCODING............................................................................................................................................. 27

3.3 TRANSMIT JITTER ATTENUATOR ............................................................................................................... 28

3.4 TAOS (TRANSMIT ALL ONES) ..................................................................................................................... 28

FIGURE 22. TAOS (TRANSMIT ALL ONES) ............................................................................................................................................ 28

3.5 TRANSMIT DIAGNOSTIC FEATURES .......................................................................................................... 28

TABLE 10: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS......................................................................................... 28

3.5.1 ATAOS (AUTOMATIC TRANSMIT ALL ONES)......................................................................................................... 29

FIGURE 23. SIMPLIFIED BLOCK DIAGRAM OF THE ATAOS FUNCTION ..................................................................................................... 29

3.5.2 NETWORK LOOP UP CODE...................................................................................................................................... 29

FIGURE 24. NETWORK LOOP UP CODE GENERATION ............................................................................................................................ 29

3.5.3 NETWORK LOOP DOWN CODE ............................................................................................................................... 29

FIGURE 25. NETWORK LOOP DOWN CODE GENERATION ....................................................................................................................... 29

3.5.4 QRSS GENERATION.................................................................................................................................................. 30

3.6 TRANSMIT PULSE SHAPER AND FILTER ................................................................................................... 30

TABLE 11: RANDOM BIT SEQUENCE POLYNOMIALS................................................................................................................................ 30

3.6.1 T1 SHORT HAUL LINE BUILD OUT (LBO) ............................................................................................................... 31

3.6.2 ARBITRARY PULSE GENERATOR FOR T1 AND E1............................................................................................... 31

FIGURE 26. ARBITRARY PULSE SEGMENT ASSIGNMENT ......................................................................................................................... 31

3.7 DMO (DIGITAL MONITOR OUTPUT) ............................................................................................................. 31

TABLE 12: SHORT HAUL LINE BUILD OUT.............................................................................................................................................. 31

3.8 LINE TERMINATION (TTIP/TRING) ............................................................................................................... 32

FIGURE 27. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION ......................................................................................... 32

4.0 T1/E1 APPLICATIONS ........................................................................................................................ 33

4.1 LOOPBACK DIAGNOSTICS .......................................................................................................................... 33

4.1.1 LOCAL ANALOG LOOPBACK .................................................................................................................................. 33

FIGURE 28. SIMPLIFIED BLOCK DIAGRAM OF LOCAL ANALOG LOOPBACK................................................................................................ 33

4.1.2 REMOTE LOOPBACK ................................................................................................................................................ 33

FIGURE 29. SIMPLIFIED BLOCK DIAGRAM OF REMOTE LOOPBACK .......................................................................................................... 33

4.1.3 DIGITAL LOOPBACK ................................................................................................................................................. 34

FIGURE 30. SIMPLIFIED BLOCK DIAGRAM OF DIGITAL LOOPBACK ........................................................................................................... 34

4.1.4 DUAL LOOPBACK ..................................................................................................................................................... 34

FIGURE 31. SIMPLIFIED BLOCK DIAGRAM OF DUAL LOOPBACK ............................................................................................................... 34

4.2 84-CHANNEL T1/E1 MULTIPLEXER/MAPPER APPLICATIONS ................................................................. 35

FIGURE 32. SIMPLIFIED BLOCK DIAGRAM OF AN 84-CHANNEL APPLICATION ........................................................................................... 35

TABLE 13: CHIP SELECT ASSIGNMENTS ................................................................................................................................................ 35

4.3 LINE CARD REDUNDANCY .......................................................................................................................... 36

4.3.1 1:1 AND 1+1 REDUNDANCY WITHOUT RELAYS .................................................................................................... 36

4.3.2 TRANSMIT INTERFACE WITH 1:1 AND 1+1 REDUNDANCY .................................................................................. 36

FIGURE 33. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR 1:1 AND 1+1 REDUNDANCY ................................................ 36

4.3.3 RECEIVE INTERFACE WITH 1:1 AND 1+1 REDUNDANCY..................................................................................... 36

FIGURE 34. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR 1:1 AND 1+1 REDUNDANCY.................................................. 37

4.3.4 N+1 REDUNDANCY USING EXTERNAL RELAYS ................................................................................................... 37

4.3.5 TRANSMIT INTERFACE WITH N+1 REDUNDANCY ................................................................................................ 38

FIGURE 35. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR N+1 REDUNDANCY ............................................................ 38

4.3.6 RECEIVE INTERFACE WITH N+1 REDUNDANCY ................................................................................................... 39

FIGURE 36. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR N+1 REDUNDANCY .............................................................. 39

4.4 POWER FAILURE PROTECTION .................................................................................................................. 40

4.5 OVERVOLTAGE AND OVERCURRENT PROTECTION ............................................................................... 40

4.6 NON-INTRUSIVE MONITORING .................................................................................................................... 40

FIGURE 37. SIMPLIFIED BLOCK DIAGRAM OF A NON-INTRUSIVE MONITORING APPLICATION ..................................................................... 40

4.7 XRT83SL314 JITTER CHARACTERISTICS .................................................................................................. 40

4.7.1 INTRINSIC JITTER...................................................................................................................................................... 40

II

Share Link: