STK14C88-3NF55I 데이터 시트보기 (PDF) - Unspecified
부품명
상세내역
제조사
STK14C88-3NF55I Datasheet PDF : 13 Pages
| |||
SRAM READ CYCLES #1 & #2
SYMBOLS
NO.
#1, #2
Alt.
PARAMETER
1
tELQV
2
tAVAVg
3
tAVQVh
4
tGLQV
5
tAXQXh
6
tELQX
7
tEHQZi
8
tGLQX
9
tGHQZi
10
tELICCHf
11
tEHICCLf
tACS
tRC
tAA
tOE
tOH
tLZ
tHZ
tOLZ
tOHZ
tPA
tPS
Chip Enable Access Time
Read Cycle Time
Address Access Time
Output Enable to Data Valid
Output Hold after Address Change
Chip Enable to Output Active
Chip Disable to Output Inactive
Output Enable to Output Active
Output Disable to Output Inactive
Chip Enable to Power Active
Chip Disable to Power Standby
Note g: W and HSB must be high during SRAM READ cycles.
Note h: I/O state asumes E and G < VIL and W > VIH; device is continuously selected.
Note i: Measured ± 200mV from steady state output voltage.
SRAM READ CYCLE #1: Address Controlledg, h
ADDRESS
DQ (DATA OUT)
5
tAXQX
2
tAVAV
3
tAVQV
SRAM READ CYCLE #2: E Controlledg
ADDRESS
E
6
tELQX
2
tAVAV
1
tELQV
G
DQ (DATA OUT)
ICC
8
tGLQX
4
tGLQV
10
tELICCH
STANDBY
ACTIVE
STK14C88-3
(VCC = 3.0V-3.6V)e
STK14C88-3-35 STK14C88-3-45 STK14C88-3-55
UNITS
MIN MAX MIN MAX MIN MAX
35
45
55
ns
35
45
55
ns
35
45
55
ns
15
20
25
ns
5
5
5
ns
5
5
5
ns
13
15
20
ns
0
0
0
ns
13
15
20
ns
0
0
0
ns
35
45
55
ns
DATA VALID
11
tEHICCL
7
tEHQZ
9
tGHQZ
DATA VALID
November 2003
3 Document Control # ML0015 rev 0.3
Share Link: 