ADV7196A 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
ADV7196A Datasheet PDF : 36 Pages
| |||
ADV7196A–SPECIFICATIONS
3.3 V SPECIFICATIONS (VAA = 3.15 V to 3.45 V, VREF = 1.235 V, RSET = 2470 ⍀, RLOAD = 300 ⍀. All specifications TMIN to TMAX
(0؇C to 70؇C) unless otherwise noted.)
Parameter
Min
Typ
Max
Unit
Test Conditions
STATIC PERFORMANCE
Resolution (Each DAC)
Integral Nonlinearity
Differential Nonlinearity
DIGITAL OUTPUTS
Output High Voltage, VOL
Output Low Voltage, VOH
Three State Leakage Current
Three State Output Capacitance
DIGITAL AND CONTROL INPUTS
Input High Voltage, VIH
Input Low Voltage, VIL
Input Current, IIN
Input Capacitance, CIN
ANALOG OUTPUTS
Full-Scale Output Current
Output Current Range
Full-Scale Output Current
Output Current Range
DAC-to-DAC Matching
Output Compliance Range, VOC
Output Impedance, ROUT
Output Capacitance, COUT
VOLTAGE REFERENCE (External)
Reference Range, VREF
POWER REQUIREMENTS
IDD2
IDD2
IDD2
2.4
2
3.92
3.92
2.54
2.39
0
1.112
11
1.5
0.9
4
0.8
0
4
4.25
4.25
2.83
2.66
1.4
1.4
100
7
1.235
25
51
40
2.0
0.4
10
0.65
1
4.56
4.56
3.11
2.93
1.359
35
60
IAA3, 4
11
15
IPLL
6.0
12
Power Supply Rejection Ratio
0.01
NOTES
1Guaranteed by characterization.
2IDD or the circuit current is the continuous current required to drive the digital core without I PLL.
3IAA is the total current required to supply all DACs including the VREF circuitry.
4All DACs on.
Specifications subject to change without notice.
Bits
LSB
LSB
V
V
µA
pF
V
V
µA
pF
mA
mA
mA
mA
%
V
kΩ
pF
V
mA
mA
mA
mA
mA
%/%
ISINK = 3.2 mA
ISOURCE = 400 µA
VIN = 0.4 V
VIN = 0.0 V or VDD
DAC A
DAC A
DAC B, C
DAC B, C
1× Interpolation
2× Interpolation
HDTV Mode
(with fCLK = 74.25 MHz)
1× Interpolation, 2× Interpola-
tion, and HDTV Mode
1× Interpolation, 2× Interpola-
tion, and HDTV Mode
3 V DYNAMIC–SPECIFICATIONS (VAA = 3.15 V to 3.45 V, VREF = 1.235 V, RSET = 2470 ⍀, RLOAD = 300 ⍀. All specifications
TMIN to TMAX (0؇C to 70؇C) unless otherwise noted.)
Parameter
Min
Typ
Max
Unit
Luma Bandwidth
Chroma Bandwidth
Signal-to-Noise Ratio
Chroma/Luma Delay Inequality
13.5
MHz
6.75
MHz
64
dB Luma Ramp Unweighted
0
ns
Specifications subject to change without notice.
–4–
REV. 0
Share Link: 