NJU7702/03
! FUNCTIONAL DESCRIPTION
(1) Basic operation
Supply voltage
(VDD)
Detection voltage
(VDET)
Minimum operation
voltage (VOPL)
VSS
Hysteresis voltage
(VHYS)
Output voltage
(VOUT)
(1) When supply voltage(VDD) drops below
Release voltage
(VDET + VHYS)
detection voltage(VDET), Output voltage(VOUT)
changes "H" to "L" to alert reset state.
(2) The reset state is kept while VDD is lower than
release voltage. The release voltage is a sum
of VDET and Hysterisis voltage (VHYS). Please
refer to the (*7) below.
(3) When VDD becomes higher than the release
voltage, then VOUT changes from "L" to "H" to
resume normal state.
(*7) VHYS is to avoid unstable VOUT state caused
by rapid voltage change at nearby VDET.
VSS
(*8): C-MOS output product (NJU7703) : When VDD less than VOPL, VOUT is free of the shaded region.
-8-
[CAUTION]
The specifications on this databook are only
given for information , without any guarantee
as regards either mistakes or omissions. The
application circuits in this databook are
described only to show representative usages
of the product and not intended for the
guarantee or permission of any right including
the industrial rights.
Ver.2005-02-28