MC14094B 데이터 시트보기 (PDF) - ON Semiconductor
부품명
상세내역
제조사
MC14094B Datasheet PDF : 10 Pages
| |||
MC14094B
8-Stage Shift/Store Register
with Three-State Outputs
The MC14094B combines an 8−stage shift register with a data latch
for each stage and a 3−state output from each latch.
Data is shifted on the positive clock transition and is shifted from the
seventh stage to two serial outputs. The QS output data is for use in
high−speed cascaded systems. The QS output data is shifted on the
following negative clock transition for use in low−speed cascaded systems.
Data from each stage of the shift register is latched on the negative
transition of the strobe input. Data propagates through the latch while
strobe is high.
Outputs of the eight data latches are controlled by 3−state buffers which
are placed in the high−impedance state by a logic Low on Output Enable.
Features
• 3−State Outputs
• Capable of Driving Two Low−Power TTL Loads or One Low−Power
Schottky TTL Load Over the Rated Temperature Range
• Input Diode Protection
• Data Latch
• Dual Outputs for Data Out on Both Positive and
Negative Clock Transitions
• Useful for Serial−to−Parallel Data Conversion
• Pin−for−Pin Compatible with CD4094B
• These Devices are Pb−Free and are RoHS Compliant
• NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements; AEC−Q100
Qualified and PPAP Capable
MAXIMUM RATINGS (Voltages Referenced to VSS)
http://onsemi.com
MARKING DIAGRAMS
PDIP−16 16
P SUFFIX
CASE 648
1
MC14094BCP
AWLYYWWG
SOIC−16
D SUFFIX
CASE 751B
16
14094BG
AWLYWW
TSSOP−16
DT SUFFIX
CASE 948F
1
16
14
094B
ALYWG
G
1
16
SOEIAJ−16
F SUFFIX
CASE 966
MC14094B
ALYWG
A
WL, L
YY, Y
WW, W
G or G
1
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Indicator
Symbol
Parameter
Value
Unit
VDD
Vin, Vout
DC Supply Voltage Range
Input or Output Voltage Range
(DC or Transient)
−0.5 to +18.0
V
−0.5 to VDD + 0.5
V
Iin, Iout
Input or Output Current
(DC or Transient) per Pin
±10
mA
PD
Power Dissipation, per Package (Note 1)
TA
Ambient Temperature Range
Tstg
Storage Temperature Range
TL
Lead Temperature
(8−Second Soldering)
500
mW
−55 to +125
°C
−65 to +150
°C
260
°C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. Temperature Derating: Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C
This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be
taken to avoid applications of any voltage higher than maximum rated voltages to this high−impedance circuit. For proper operation, Vin and Vout
should be constrained to the range VSS v (Vin or Vout) v VDD.
Unused inputs must always be tied to an appropriate logic voltage level
ORDERING INFORMATION
(e.g., either VSS or VDD). Unused outputs must be left open.
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
© Semiconductor Components Industries, LLC, 2013
1
May, 2013 − Rev. 9
Publication Order Number:
MC14094B/D
Share Link: 