LTC1418IN-PBF 데이터 시트보기 (PDF) - Linear Technology
부품명
상세내역
제조사
LTC1418IN-PBF Datasheet PDF : 30 Pages
| |||
LTC1418
APPLICATIONS INFORMATION
(less than 30kHz). To select the internal conversion clock
tie EXT/INT low. The external SCLK is applied to SCLK.
RD can be used to gate the external SCLK, such that data
will clock only after RD goes low and to three-state DOUT
after data transfer. If more than 16 SCLKs are provided,
more zeros will be filled in after the data word indefinitely.
Using External Conversion Clock and External Data Clock
In Figure 25, data is also output after each conversion is com-
pleted and before the next conversion is started. An external
clock is used for the conversion clock and either another or
the same external clock is used for the SCLK. This mode is
identical to Figure 24 except that an external clock is used for
the conversion. This mode allows the user to synchronize the
A/D conversion to an external clock either to have precise
control of the internal bit test timing or to provide a precise
conversion time. As in Figure 24, this mode works when the
SCLK frequency is very low (less than 30kHz). However, the
external conversion clock must be between 30kHz and 4.5MHz
to maintain accuracy. If more than 16 SCLKs are provided,
more zeros will be filled in after the data word indefinitely. To
select the external conversion clock tie EXT/INT high. The
external SCLK is applied to SCLK. RD can be used to gate the
external SCLK such that data will clock only after RD goes low.
24
CONVST
CONVST EXTCLKIN
BUSY
RD
LTC1418
SCLK
DOUT
EXT/INT
16
26
23
17
19
20 5V
CS
25
CLKOUT
INT
C0
μP OR DSP
SCK
MISO
1418 F25a
CS = 0, EXT/INT = 5
EXTCLKIN
CONVST
BUSY
RD
SCLK
DOUT
tdEXTCLKIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
t5
t7
t6
HOLD
(SAMPLE N)
Hi-Z
tCONV
1234
t13
t9
t8
SAMPLE
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
t10
D13 12 11 10 9 8 7 6 5 4 3 2 1 0
DATA N
FILL
ZEROS
t11
Hi-Z
1418 F25b
SCLK
DOUT
tLSCLK
VIL
t14
t15
D13
tHSCLK
D12
VOH
D11
VOL
CAPTURE ON CAPTURE ON
RISING CLOCK FALLING CLOCK
Figure 25. External Conversion Clock Selected. Data Transferred After Conversion Using an External SCLK. BUSY↑
Indicates End of Conversion
26
For more information www.linear.com/LTC1418
1418fa
Share Link: 