DS1372 데이터 시트보기 (PDF) - Maxim Integrated
부품명
상세내역
제조사
DS1372 Datasheet PDF : 12 Pages
| |||
I2C, 32-Bit, Binary Counter Clock with 64-Bit ID
Pin Description
PIN
NAME
FUNCTION
Connections for Standard 32.768kHz Quartz Crystal. The internal oscillator circuitry is designed for
1, 2
X1, X2 operation with a crystal having a 12.5pF specified load capacitance (CL). Pin X1 is the input to the
oscillator and can optionally be connected to an external 32.768kHz oscillator. The output of the
internal oscillator, pin X2, is floated if an external oscillator is connected to pin X1.
Slave Address Input. This pin is the slave address input for the I2C serial interface and is used to
3
AD0
access multiple devices on the same bus. To select the device, the address value on the pin
must match the corresponding bit in the device addresses. This pin can be connected to VCC or
ground or be driven to a logic-high or logic-low level.
4
GND Ground
5
SDA
Serial Data Input/Output. This pin is the data input/output for the I2C serial interface. The SDA pin is
open drain and requires an external pullup resistor.
6
SCL
Serial Clock Input. This pin is the clock input for the I2C serial interface and is used to synchronize
data movement on the serial interface.
Square Wave or Active-Low Interrupt Open-Drain Output. This pin is used to output the square wave
7
SQW/INT or alarm interrupt signal. The function of this pin is selected by the state of the INTCN control bit.
This pin is open drain and requires an external pullup resistor.
8
VCC
DC Power Pin. This pin should be decoupled using a 0.1μF or 1.0μF capacitor.
X1
X2
OSCILLATOR
VCC
POWER
GND
SDA
SCL
I2C
INTERFACE
AD0
Figure 1. Block Diagram
RS[2:1]
DIVIDER CHAIN
32,768Hz
8192Hz
SQW
4096Hz MUX
1Hz
÷4
÷2
÷4096
MUX
SQW/INT
N
CONTROL/
STATUS
64-BIT ID
ROM
1Hz
÷4096
CLR
32-BIT
COUNTER
24-BIT ALARM
COUNTER
INTCN
AF
ACE
DS1372
4 _______________________________________________________________________________________
Share Link: 