Switching Waveforms
Figure 2. All Outputs, Duty Cycle, and Rise/Fall Time
OUTPUT
t1
t2
t3
t4
Figure 3. Output Three-State Timing
OE
t5
t5
ALL
THREE-STATE
OUTPUTS
Figure 4. CLK Output Jitter
t6
CLK
OUTPUT
Figure 5. Frequency Change
.
SELECT
OUTPUT
OLD SELECT
Fold
NEW SELECT STABLE
t7
Fnew
Test Circuit
AVDD
0.1 F
VDD
0.1 F
Document Number: 38-07013 Rev. *I
OUTPUTS
CLK out
CLOAD
GND
CY22392
Page 7 of 13