datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

AS5030 데이터 시트보기 (PDF) - austriamicrosystems AG

부품명
상세내역
제조사
AS5030 Datasheet PDF : 44 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
AS5030
Datasheet - Electrical Characteristics
6.8 8-bit PWM Output
Symbol
Parameter
NPWM
PWM resolution
PWMIN
PWMAX
PWP
fPWM
Hyst
PWM pulse width
PWM pulse width
PWM period
PWM frequency
Digital hysteresis2
Conditions
Angle = 0° (00H)
Angle = 358.6° (FFH)
Over full temperature range1
1 / PWM period
At change of rotation direction
Min Typ
8
2
1.66 2.26
427 578
428 581
1.72
1
Max Units
bit
µs/step
2.85
µs
731
µs
734
µs
kHz
bit
1. The tolerance of the absolute PWM pulse width and frequency can be eliminated by using the duty cycle tON/(tON+tOFF) for angle
measurement(see 1-Wire PWM Connection on page 16).
2. Hysteresis may be temporarily disabled by software(see 16-bit Write Command on page 24).
6.9 Serial 8-bit Output
3-wire Interface.
Symbol
fCLK
tCLK
fclk,P
Parameter
Clock frequency
Clock frequency
Conditions
Normal operation
During OTP programming
Min Typ
166.6
250
Max Units
6
MHz
ns
500 kHz
2-wire Interface.
Symbol
fCLK
tCLK
fclk,P
tTO
Hyst
Parameter
Clock frequency
Clock frequency
Synchronization timeout
Digital hysteresis1
Conditions
Min Typ Max Units
Normal operation
0.1
166.6
6
MHz
10,000 ns
During OTP programming
250
500 kHz
Rising edge of CLK to internally generated
chip select on pin DX
16.6
27
34.3
ms
At change of rotation direction
1
bit
1. Hysteresis may be temporarily disabled by software.
www.ams.com/AS5030
Revision 2.4
9 - 44

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]