datasheetbank_Logo
전자부품 반도체 검색엔진( 무료 PDF 다운로드 ) - 데이터시트뱅크

ADSP-21061LKS-160 데이터 시트보기 (PDF) - Analog Devices

부품명
상세내역
제조사
ADSP-21061LKS-160
ADI
Analog Devices 
ADSP-21061LKS-160 Datasheet PDF : 47 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
ADSP-21061/ADSP-21061L
ADSP-21061L–SPECIFICATIONS
RECOMMENDED OPERATING CONDITIONS (3.3 V)
Parameter
VDD
TCASE
VIH1
VIH2
VIL
Supply Voltage
Case Operating Temperature
High Level Input Voltage1
High Level Input Voltage2
Low Level Input Voltage1, 2
Test Conditions
@ VDD = max
@ VDD = max
@ VDD = min
A Grade
Min
Max
3.15
3.45
–40
+85
2.0
VDD + 0.5
2.2
VDD + 0.5
–0.5
0.8
K Grade
Min
Max
3.15
3.45
0
+85
2.0
VDD + 0.5
2.2
VDD + 0.5
–0.5
0.8
Unit
V
°C
V
V
V
NOTES
1Applies to input and bidirectional pins: DATA 47-0, ADDR 31-0, RD, WR, SW, ACK, SBTS, IRQ2-0, FLAG3-0, HBG, CS, DMAR1, DMAR2, BR6-1, ID2-0, RPBA,
CPA, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, EBOOT, LBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.
2Applies to input pins: CLKIN, RESET, TRST.
ELECTRICAL CHARACTERISTICS (3.3 V)
Parameter
Test Conditions
Min
VOH
VOL
IIH
IIL
IILP
IOZH
IOZL
IOZHP
IOZLC
IOZLA
IOZLAR
IOZLS
CIN
High Level Output Voltage1
@ VDD = min, IOH = –2.0 mA2
2.4
Low Level Output Voltage1
@ VDD = min, IOL = 4.0 mA2
High Level Input Current3, 4
@ VDD = max, VIN = VDD max
Low Level Input Current3
@ VDD = max, VIN = 0 V
Low Level Input Current4
@ VDD = max, VIN = 0 V
Three-State Leakage Current5, 6, 7, 8 @ VDD = max, VIN = VDD max
Three-State Leakage Current5, 9
@ VDD = max, VIN = 0 V
Three-State Leakage Current9
@ VDD = max, VIN = VDD max
Three-State Leakage Current7
@ VDD = max, VIN = 0 V
Three-State Leakage Current10
@ VDD = max, VIN = 1.5 V
Three-State Leakage Current8
@ VDD = max, VIN = 0 V
Three-State Leakage Current6
@ VDD = max, VIN = 0 V
Input Capacitance11, 12
fIN = 1 MHz, TCASE = 25°C, VIN = 2.5 V
Max
0.4
10
10
150
10
10
350
1.5
350
4.2
150
4.7
Unit
V
V
µA
µA
µA
µA
µA
µA
mA
µA
mA
µA
pF
NOTES
11Applies to output and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3-0, TIMEXP, HBG, REDY, DMAG1,
DMAG2, BR6-1, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT 3-0, LxCLK, LxACK, BMS, TDO, EMU, ICSA.
12See “Output Drive Currents” for typical drive current capabilities.
13Applies to input pins: ACK SBTS, IRQ2-0, HBR, CS, DMAR1, DMAR2, ID2-0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK. Note that ACK is pulled up
internally with 2 kduring reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-2106x is not requesting bus mastership.)
14Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI.
15Applies to three-statable pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3-0, REDY, HBG, DMAG1, DMAG2, BMS, BR6–1,
TFSX, RFSX, TDO, EMU. (Note that ACK is pulled up internally with 2 kduring reset in a multiprocessor system, when ID2-0 = 001 and another ADSP-2106x is
not requesting bus mastership.)
16Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.
17Applies to CPA pin.
18Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kduring reset in a multiprocessor system, when ID2-0 = 001 and another
ADSP-21061L is not requesting bus mastership).
19Applies to three-statable pins with internal pull-downs: LxDAT3-0, LxCLK, LxACK.
10Applies to ACK pin when keeper latch enabled.
11Applies to all signal pins.
12Guaranteed but not tested.
Specifications subject to change without notice.
–16–
REV. B

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]