AD9114 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
AD9114 Datasheet PDF : 48 Pages
| |||
DIGITAL INTERFACE OPERATION
Digital data for the I and Q DACs is supplied over a single
parallel bus (DB[MSB:0]) accompanied by a qualifying clock
(DCLKIO). The I and Q data is provided to the chip in an
interleaved double data rate (DDR) format. The maximum
guaranteed data rate is 250 MSPS with a 125 MHz clock. The
order of data pairing and the sampling edge selection is user
programmable using the IFIRST and IRISING configuration
bits, resulting in four possible timing diagrams. These are
shown in Figure 76, Figure 77, Figure 78, and Figure 79.
DCLKIO
DB[13:0] Z
A
B
C
D
E
F
G
H
I DATA
Z
B
D
F
Q DATA
Y
A
C
E
Figure 76. Timing Diagram with IFIRST = 0, IRISING = 0
DCLKIO
DB[13:0] Z
A
B
C
D
E
F
G
H
I DATA
Y
A
C
E
Q DATA
X
Z
B
D
Figure 77. Timing Diagram with IFIRST = 0, IRISING = 1
AD9114/AD9115/AD9116/AD9117
DCLKIO
DB[13:0] Z
A
B
C
D
E
F
G
H
I DATA
Z
B
D
F
Q DATA
A
C
E
G
Figure 78. Timing Diagram with IFIRST = 1, IRISING = 0
DCLKIO
DB[13:0] Z
A
B
C
D
E
F
G
H
I DATA
Y
A
C
E
Q DATA
Z
B
D
F
Figure 79. Timing Diagram with IFIRST = 1, IRISING = 1
Ideally, the rising and falling edges of the clock fall in the center
of the keep-in-window formed by the set-up and hold times, tS
and tH. Refer to Table 2 for set-up and hold times. A detailed
timing diagram is shown in Figure 80.
DCLKIO
tS tH
tS tH
DB[13:0]
Figure 80. Set-Up and Hold Times for All Input Modes
In addition to the different timing modes listed in Table 2, the
input data can also be presented to the device in either unsigned
binary or twos complement format. The format type is chosen
via the TWOS configuration bit.
Rev. 0 | Page 37 of 48
Share Link: 