Sequential Timing Characteristics
Flip-Flops and Latches (ACT 3)
D
Y
E
CLK
CLR
(Positive edge triggered)
HiRel FPGAs
D1
G, CLK
E
Q
CLR
tSUD
tHD
tWCLKA
tSUENA
tHENA
tCO
Note:
1. D represents all data functions involving A, B, and S for multiplexed flip-flops.
tA
tCLR
tWASYN
19