100336 데이터 시트보기 (PDF) - Fairchild Semiconductor
부품명
상세내역
제조사
100336 Datasheet PDF : 14 Pages
| |||
Commercial Version (Continued)
DIP AC Characteristics
VEE = −4.2V to −5.7V, VCC = VCCA = GND
Symbol
Parameter
TC = 0°C
Min
Max
TC = +25°C
Min
Max
TC = +85°C
Min
Max
Units
Conditions
fSHIFT
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPHL
Shift Frequency
Propagation Delay
CP to Qn, Qn
Propagation Delay
CP to TC (Shift)
Propagation Delay
CP to TC (Count)
Propagation Delay
MR to Qn, Qn
Propagation Delay
MR to TC (Count)
Propagation Delay
MR to TC (Shift)
300
300
300
MHz Figures 2, 3
1.00
2.00
1.00
2.00
1.00
2.00
Figures 1, 3
ns
(Note 5)
2.10
3.50
2.10
3.50
2.10
3.70
Figures 1, 7, 8
ns
(Note 5)
2.40
4.40
2.40
4.40
2.60
4.70
Figures 1, 9
ns
(Note 5)
1.40
2.50
1.40
2.50
1.50
2.60
Figures 1, 4
ns
(Note 5)
2.80
5.10
2.90
5.20
3.10
5.50
Figures 1, 12
ns
(Note 5)
2.40
4.00
2.40
4.00
2.50
4.10
Figures 1, 10, 11
ns
(Note 5)
tPLH
Propagation Delay
tPHL
D0/CET to TC
1.80
3.10
1.80
3.10
1.90
3.30
ns
Figures 1, 5
tPLH
Propagation Delay
tPHL
Sn to TC
1.90
4.10
1.90
4.10
2.10
4.40
(Note 5)
ns
tTLH
Transition Time
0.35
1.20
0.35
1.20
0.35
1.20
ns Figures 1, 3
tTHL
20% to 80%, 80% to 20%
tS
Setup Time
D3
1.00
1.00
1.00
Pn
1.50
1.50
1.50
D0/CET
CEP
1.30
1.30
1.30
1.40
1.40
1.40
ns Figures 6, 4
Sn
3.40
3.40
3.40
MR (Release Time)
2.60
2.60
2.60
tH
Hold Time
D3
Pn
D0/CET
CEP
0.40
0.40
0.40
0.30
0.30
0.30
0.30
0.30
0.30
0.20
0.20
0.20
ns Figure 6
Sn
0.10
0.10
0.10
tPW(H)
Pulse Width HIGH
2.00
2.00
2.00
CP, MR
ns Figures 3, 4
Note 5: The propagation delay specified is for single output switching. Delays may vary up to 250 ps with multiple outputs switching.
5
www.fairchildsemi.com
Share Link: 