LCMXO256C-3M132I 데이터 시트보기 (PDF) - Lattice Semiconductor

부품명

상세내역

제조사

LCMXO256C-3M132I

MachXO Family Data Sheet

Lattice Semiconductor 

Lattice Semiconductor

Introduction

MachXO Family Data Sheet

The devices use look-up tables (LUTs) and embedded block memories traditionally associated with FPGAs for flex-

ible and efficient logic implementation. Through non-volatile technology, the devices provide the single-chip, high-

security, instant-on capabilities traditionally associated with CPLDs. Finally, advanced process technology and

careful design will provide the high pin-to-pin performance also associated with CPLDs.

The ispLEVER® design tools from Lattice allow complex designs to be efficiently implemented using the MachXO

family of devices. Popular logic synthesis tools provide synthesis library support for MachXO. The ispLEVER tools

use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in

the MachXO device. The ispLEVER tool extracts the timing from the routing and back-annotates it into the design

for timing verification.

1-2

Share Link: