DS1100U-60 데이터 시트보기 (PDF) - Dallas Semiconductor -> Maxim Integrated

부품명

상세내역

제조사

DS1100U-60

5-Tap Economy Timing Element (Delay Line)

Dallas Semiconductor -> Maxim Integrated 

DS1100

NOTES:

1) Initial tolerances are ± with respect to the nominal value at +25°C and 5V for both leading and

trailing edge.

2) Temperature and voltage tolerance is with respect to the nominal delay value over the stated

temperature range, and a supply-voltage range of 4.75V to 5.25V.

3) All tap delays tend to vary unidirectionally with temperature or voltage changes. For example, if

TAP1 slows down, all other taps also slow down; TAP3 can never be faster than TAP2.

4) Intermediate delay values are available on a custom basis. For further information, call

(972) 371-4348.

5) All voltages are referenced to ground.

6) Measured with outputs open.

7) See Test Conditions section at the end of this data sheet.

8) Frequencies higher than 1MHz result in higher ICC values.

9) At or near maximum frequency the delay accuracy can vary and will be application sensitive (i.e.,

decoupling, layout).

Figure 3. TEST CIRCUIT

4 of 6

Share Link: