M38220E5MXXXFP 데이터 시트보기 (PDF) - MITSUBISHI ELECTRIC

부품명

상세내역

제조사

M38220E5MXXXFP

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

MITSUBISHI ELECTRIC  

MITSUBISHI MICROCOMPUTERS

3822 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Table 9 List of I/O port function

Pin

P00/SEG16–

P07/SEG23

Name

Port P0

Input/Output

Input/output,

individual ports

I/O Format

CMOS compatible

input level

CMOS 3-state output

P10/SEG24–

P17/SEG31

Port P1

Non-Port Function

LCD segment output

Related SFRs

PULL register A

Segment output enable

register

Diagram No.

(1)

P20–P27

Port P2

P34/SEG12–

P37/SEG15

Port P3

P40

P41/φ

P42/INT0,

P43/INT1

P44/RXD

P45/TXD

P46/SCLK

P47/SRDY

P50/INT2,

P51/INT3

P52/RTP0,

P53/RTP1

P54/CNTR0

P55/CNTR1

P56/TOUT

Port P4

Port P5

P57/ADT

P60/AN0–

P67/AN7

Port P6

P70/XCOUT

P71/XCIN

COM0–COM3

SEG0–SEG11

Port P7

Common

Segment

Input/output,

individual bits

Input

CMOS compatible

input level

CMOS 3-state output

CMOS compatible

input level

Key input (key-on

wake-up) interrupt

input

LCD segment output

Input

CMOS compatible

input level

PULL register A

(2)

Interrupt control register 2

PULL register A

(3)

Segment output enable

register

(4)

Input/output, CMOS compatible

φ clock output

PULL register B

(5)

individual bits input level

φ output control register

CMOS 3-state output External interrupt input PULL register B

(2)

Interrupt edge selection

register

Serial I/O function I/O PULL register B

(6)

Serial I/O control register

(7)

Serial I/O status register

(8)

UART control register

(9)

Input/output, CMOS compatible

External interrupt input PULL register B

(2)

individual bits input level

Interrupt edge selection

CMOS 3-state output

register

Real time port

function output

PULL register B

(10)

Timer X mode register

Timer X function I/O

PULL register B

(11)

Timer X mode register

Timer Y function input PULL register B

(12)

Timer Y mode register

Timer 2 function output PULL register B

(13)

Timer 123 mode register

A-D trigger input

PULL register B

(12)

Input/output, CMOS compatible

A-D conversion input

A-D control register

(14)

individual bits input level

CMOS 3-state output

Input/output, CMOS compatible

Sub-clock

PULL register A

(15)

individual bits input level

generating circuit I/O

CMOS 3-state output

CPU mode register

(16)

Output

LCD common output

LCD mode register

(17)

Output

LCD segment output

(18)

Notes1: How to use double-function ports as function I/O ports, refer to the applicable sections.

2: Make sure that the input level at each pin is either 0 V or VCC during execution of the STP instruction. When an input level is at an intermediate po-

tential, a current will flow VCC to VSS through the input-stage gate.

18

Share Link: