ADV7194 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
ADV7194 Datasheet PDF : 69 Pages
| |||
ADV7194
3.3 V TIMING CHARACTERISTICS (VAA = 3.3 V ؎ 150 mV, VREF = 1.235 V, RSET1,2 = 1200 ⍀ unless otherwise noted. All
specifications TMIN to TMAX1 unless otherwise noted.)2
Parameter
Min Typ Max Unit
Test Conditions
MPU PORT
SCLOCK Frequency
SCLOCK High Pulsewidth, t1
SCLOCK Low Pulsewidth, t2
Hold Time (Start Condition), t3
Setup Time (Start Condition), t4
Data Setup Time, t5
SDATA, SCLOCK Rise Time, t6
SDATA, SCLOCK Fall Time, t7
Setup Time (Stop Condition), t8
ANALOG OUTPUTS
Analog Output Delay
DAC Analog Output Skew
0
400 kHz
0.6
µs
1.3
µs
0.6
µs
0.6
µs
100
ns
300 ns
300 ns
0.6 2
µs
8
ns
0.1
ns
After This Period the First Clock Is Generated
Relevant for Repeated Start Condition
CLOCK CONTROL AND PIXEL
PORT3
fCLOCK
Clock High Time, t9
8
Clock Low Time, t10
8
Data Setup Time, t11
6
Data Hold Time, t12
4
Control Setup Time, t11
2.5
Control Hold Time, t12
3
Digital Output Access Time, t13
Digital Output Hold Time, t14
Pipeline Delay, t15, 2× Oversampling
TELETEXT PORT4
Digital Output Access Time, t16
Data Setup Time, t17
Data Hold Time, t18
RESET CONTROL
RESET Low Time
27
13
12
37
11
3
6
3
20
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Clock Cycles
ns
ns
ns
ns
PLL
PLL Output Frequency
54
MHz
NOTES
1Temperature range TMIN to TMAX: 0°C to 70°C.
2Guaranteed by characterization.
3Pixel Port consists of the following:
Data: P0–P9, Y0/P10–Y9/P19,
Control: HSYNC, VSYNC, BLANK
Clock: CLKIN Input.
4Teletext Port consists of:
Digital Output: TTXRQ,
Data: TTX.
Specifications subject to change without notice.
REV. A
–7–
Share Link: 