Functional Description
Truth Table
The VHC574 consists of eight edge-triggered flip-flops with
individual D-type inputs and 3-STATE true outputs. The
Inputs
buffered clock and buffered Output Enable are common to
all flip-flops. The eight flip-flops will store the state of their
individual D inputs that meet the setup and hold time
requirements on the LOW-to-HIGH Clock (CP) transition.
With the Output Enable (OE) LOW, the contents of the
Dn
H
CP
OE
L
L
L
eight flip-flops are available at the outputs. When the OE is
X
X
H
HIGH, the outputs go to the high impedance state. Opera-
tion of the OE input does not affect the state of the flip-
H HIGH Voltage Level
L LOW Voltage Level
flops.
X Immaterial
Z High Impedance
LOW-to-HIGH Transition
Logic Diagram
Outputs
On
H
L
Z
Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.
www.fairchildsemi.com
2