datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  ETC  >>> UT54ACS74 PDF

UT54ACS74 データシート - ETC

UT54ACS74 image

部品番号
UT54ACS74

Other PDF
  no available.

PDF
DOWNLOAD     

page
6 Pages

File Size
34.9 kB

メーカー
ETC
ETC 

[RadHard MSI Logic]

DESCRIPTION
The UT54ACS74 and the UT54ACTS74 contain two independent D-type positive triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When Preset and Clear are inactive (high), data at the D input meeting the setup time requirement is transferred to the outputs on the positive-going edge of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.
The devices are characterized over full military temperature range of -55 C to +125 C.


FEATURES
• radiation-hardened CMOS
   - Latchup immune
• High speed
• Low power consumption
• Single 5 volt supply
• Available QML Q or V processes
• Flexible package
   - 14-pin DIP
   - 14-lead flatpack

Page Link's: 1  2  3  4  5  6 

部品番号
コンポーネント説明
ビュー
メーカー
Dual D Flip-Flops with Clear & Preset
PDF
Aeroflex Corporation
Dual D–type Flip Flops with Preset and Clear
PDF
Hitachi -> Renesas Electronics
Dual D-type Flip-Flops (with Preset and Clear)
PDF
Renesas Electronics
Dual D–type Flip Flops with Preset and Clear
PDF
Renesas Electronics
Dual D-type Flip-Flops (with Preset and Clear)
PDF
Hitachi -> Renesas Electronics
Dual D-type Flip Flops with Preset and Clear
PDF
Hitachi -> Renesas Electronics
Dual D-type Flip-Flops (with Preset and Clear) ( Rev : 2008 )
PDF
Renesas Electronics
Dual D-type Flip Flops with Preset and Clear
PDF
Renesas Electronics
Dual J-K Flip-Flops with Clear and Preset
PDF
Fairchild Semiconductor
Dual J-K Flip-Flops (with Preset and Clear)
PDF
Hitachi -> Renesas Electronics

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]