datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  PhaseLink Corporation  >>> PLL103-11 PDF

PLL103-11 データシート - PhaseLink Corporation

PLL103-11 image

部品番号
PLL103-11

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
7 Pages

File Size
134.1 kB

メーカー
PLL
PhaseLink Corporation 

FEATURES
• Generates 13 copies of High-speed clock inputs.
• Supports up to three SDRAM DIMMS synchronous clocks.
• Supports 2-wire I2C serial bus interface with readback.
• 50% duty cycle with low jitter.
• Less than 5ns delay.
• Skew between any outputs is less than 250 ps.
• Tri-state pin for testing.
• Frequency up to 150 MHz.
• 3.0V-3.7V Supply range.
• Available in 28-pin 300mil SOIC package.

Page Link's: 1  2  3  4  5  6  7 

部品番号
コンポーネント説明
ビュー
メーカー
Low Skew Buffers
PDF
Integrated Circuit Systems
Low Skew Buffers
PDF
PhaseLink Corporation
Low Skew Fan Out Buffers
PDF
Integrated Circuit Systems
HEX, LOW SKEW, 1-TO-2 DIFFERENTIAL-TO-LVDS CLOCK BUFFERS
PDF
Integrated Circuit Systems
Low Skew Output Buffer
PDF
Integrated Circuit Systems
Low Skew Output Buffer
PDF
PhaseLink Corporation
Low Skew Output Buffer
PDF
PhaseLink Corporation
Low Skew Output Buffer
PDF
Integrated Circuit Systems
Low Skew Output Buffer
PDF
Integrated Circuit Systems
Low Skew Output Buffer
PDF
Integrated Circuit Systems

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]