datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  ON Semiconductor  >>> NB100LVEP91 PDF

NB100LVEP91 データシート - ON Semiconductor

NB100LVEP91 image

部品番号
NB100LVEP91

Other PDF
  2003   2016  

PDF
DOWNLOAD     

page
10 Pages

File Size
133.2 kB

メーカー
ON-Semiconductor
ON Semiconductor 

Description
The NB100LVEP91 is a triple any level positive input to NECL output translator. The device accepts LVPECL, LVTTL, LVCMOS, HSTL, CML or LVDS signals, and translates them to differential LVNECL output signals (−2.5 V / −3.3 V).


FEATUREs
• Maximum Input Clock Frequency > 2.0 GHz Typical
• Maximum Input Data Rate > 2.0 Gb/s Typical
• 500 ps Typical Propagation Delay
• Operating Range: VCC = 2.375 V to 3.8 V; VEE = −2.375 V to −3.8 V; GND = 0 V
• Q Output will Default LOW with Inputs Open or at GND
• Pb−Free Packages are Available*

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
ビュー
メーカー
3.3 V Triple LVPECL Input to -3.3 V to -5.0 V ECL Output Translator ( Rev : 2016 )
PDF
ON Semiconductor
3.3 V Triple LVPECL Input to −3.3 V to −5.0 V ECL Output Translator
PDF
ON Semiconductor
2.5 V/3.3 V Multilevel Input to Differential LVPECL/LVNECL 1:2 Clock or Data Fanout Buffer/Translator
PDF
ON Semiconductor
2.5 V / 3.3 V, 161.1328MHz LVDS Clock Oscillator
PDF
ON Semiconductor
2.5 V/3.3 VMultilevel Input to CML Clock/Data Receiver/Driver/Translator Buffer
PDF
ON Semiconductor
2.5 V / 3.3 V, 187.5 MHz LVDS Clock Oscillator
PDF
ON Semiconductor
3.3 V, 2.5 V Fixed 2-Output Voltage DC/DC Converter
PDF
Renesas Electronics
1.8/2.5/3.3 V LOW-JITTER, LOW-SKEW CLOCK BUFFER/LEVEL TRANSLATOR
PDF
Silicon Laboratories
-3.3 V / -5V Triple ECL Input to PECL Output Translator ( Rev : 2016 )
PDF
ON Semiconductor
2.5 V/3.3 V ALVT 16-bit registered transceiver (3-State)
PDF
NXP Semiconductors.

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]