
SMSC -> Microchip
General Description
The LAN9116 is a full-featured, single-chip 10/100 Ethernet controller designed for embedded applications where performance, flexibility, ease of integration and system cost control are required. The LAN9116 has been architected to provide the best price-performance ratio for any 32-bit application with medium-high performance requirements. The LAN9116 is fully IEEE 802.3 10BASE T and 802.3u 100BASE-TX compliant.
PRODUCT FEATURES
Highlights
■ Member of LAN9118 Family; optimized for medium high performance applications
■ Easily interfaces to most 32-bit and 16-bit embedded CPU’s
■ Efficient architecture with low CPU overhead
■ Integrated PHY
■ Supports audio & video streaming over Ethernet: 1-2 high-definition (HD) MPEG2 streams
■ Medium-high speed member of LAN9118 Family (all members are pin-compatible)
Target Applications
■ Medium-range Cable, satellite, and IP set-top boxes
■ Digital video recorders and DVD recorders/players
■ High definition televisions
■ Digital media clients/servers and home gateways
■ Video-over IP Solutions, IP PBX & video phones
■ Wireless routers & access points
Key Benefits
■ Non-PCI Ethernet controller for medium-high performance applications
— 32-bit interface
— Burst-mode read support
■ Eliminates dropped packets
— Internal buffer memory can store over 200 packets
— Supports automatic or host-triggered PAUSE and back pressure flow control
■ Minimizes CPU overhead
— Supports Slave-DMA
— Interrupt Pin with Programmable Hold-off timer
■ Reduces system cost and increases design flexibility
— SRAM-like interface easily interfaces to most embedded CPU’s or SoC’s
— Low-cost, low--pin count non-PCI interface for embedded designs
■ Reduced Power Modes
— Numerous power management modes
— Wake on LAN*
— Magic packet wakeup*
— Wakeup indicator event signal
— Link Status Change
■ Single chip Ethernet controller
— Fully compliant with IEEE 802.3/802.3u standards
— Integrated Ethernet MAC and PHY
— 10BASE-T and 100BASE-TX support
— Full- and Half-duplex support
— Full-duplex flow control
— Backpressure for half-duplex flow control
— Preamble generation and removal
— Automatic 32-bit CRC generation and checking
— Automatic payload padding and pad removal
— Loop-back modes
■ Flexible address filtering modes
— One 48-bit perfect address
— 64 hash-filtered multicast addresses
— Pass all multicast
— Promiscuous mode
— Inverse filtering
— Pass all incoming with status report
— Disable reception of broadcast packets
■ Integrated Ethernet PHY
— Auto-negotiation
— Automatic polarity detection and correction
■ High-Performance host bus interface
— Simple, SRAM-like interface
— 32/16-bit data bus
— Large, 16Kbyte FIFO memory that can be allocated to RX or TX functions
— One configurable host interrupt
■ Miscellaneous features
— Low profile 100-pin TQFP package; green, lead free package also availaible
— Integral 1.8V regulator
— General Purpose Timer
— Support for optional EEPROM
— Support for 3 status LEDs multiplexed with Programmable GPIO signals
■ 3.3V Power Supply with 5V tolerant I/O
■ 0 to 70°C
* Third-party brands and names are the property of their respective owners.