HD74HC108RP データシート - Renesas Electronics
メーカー

Renesas Electronics
Description
This flip-flop is edge sensitive to the clock input and change state on the negative transition of the clock pulse.
FEATUREs
• High Speed Operation: tpd (Clock to Q) = 20 ns typ (CL = 50 pF)
• High Output Current: Fanout of 10 LSTTL Loads
• Wide Operating Voltage: VCC = 2 to 6 V
• Low Input Current: 1 µA max
• Low Quiescent Supply Current: ICC (static) = 2 µA max (Ta = 25°C)
Page Link's:
1
2
3
4
5
6
7
Dual J-K Flip-Flops(with Preset/ Common Clear/ and Common Clock)
Renesas Electronics
Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)
Hitachi -> Renesas Electronics
Dual J-K Flip-Flops(with Preset/ Common Clear/ and Common Clock)
Renesas Electronics
Dual J-K Flip-Flops(with Preset, Common Clear and Common Clock)
Renesas Electronics
Dual J-K Flip-Flops (with Preset, Common Clear, and Common Clock)
Renesas Electronics
Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)
Hitachi -> Renesas Electronics
Dual J-K Flip-Flops (with Preset, Common Clear, and Common Clock)
Hitachi -> Renesas Electronics
Dual J-K Flip-Flops (with Preset, Common Clear and Common Clock)
Hitachi -> Renesas Electronics
Dual J-K Negative-edge-triggered Flip-Flops(with Preset, Common Clear and Common Clock)
Hitachi -> Renesas Electronics
Dual J-K Negative-edge-triggered Flip-Flops (with Preset, Common Clear and Common Clock)
Renesas Electronics