datasheetbank_Logo
データシート検索エンジンとフリーデータシート
HOME  >>>  Analog Devices  >>> ADSP-2186LBST-133 PDF

ADSP-2186LBST-133 データシート - Analog Devices

ADSP-2186L1111 image

部品番号
ADSP-2186LBST-133

コンポーネント説明

Other PDF
  no available.

PDF
DOWNLOAD     

page
36 Pages

File Size
246.3 kB

メーカー
ADI
Analog Devices 

GENERAL DESCRIPTION
The ADSP-2186L is a single-chip microcomputer optimized for digital signal processing (DSP) and other high speed numeric processing applications.
   
FEATURES
    Performance
    25 ns Instruction Cycle Time 40 MIPS Sustained
        Performance
    Single-Cycle Instruction Execution
    Single-Cycle Context Switch
    3-Bus Architecture Allows Dual Operand Fetches in
        Every Instruction Cycle
    Multifunction Instructions
    Power-Down Mode Featuring Low CMOS Standby
        Power Dissipation with 400 Cycle Recovery from
        Power-Down Condition
    Low Power Dissipation in Idle Mode
   
Integration
    ADSP-2100 Family Code Compatible, with Instruction
        Set Extensions
    40K Bytes of On-Chip RAM, Configured as
        8K Words On-Chip Program Memory RAM and
        8K Words On-Chip Data Memory RAM
    Dual Purpose Program Memory for Both Instruction
        and Data Storage
    Independent ALU, Multiplier/Accumulator and Barrel
        Shifter Computational Units
    Two Independent Data Address Generators
    Powerful Program Sequencer Provides
        Zero Overhead Looping Conditional Instruction
        Execution
    Programmable 16-Bit Interval Timer with Prescaler
    100-Lead LQFP and 144-Ball Mini-BGA
   
System Interface
    16-Bit Internal DMA Port for High Speed Access to
        On-Chip Memory (Mode Selectable)
    4 MByte Byte Memory Interface for Storage of Data
        Tables and Program Overlays
    8-Bit DMA to Byte Memory for Transparent Program
        and Data Memory Transfers (Mode Selectable)
    I/O Memory Interface with 2048 Locations Supports
        Parallel Peripherals (Mode Selectable)
    Programmable Memory Strobe and Separate I/O Memory
        Space Permits “Glueless” System Design
        (Mode Selectable)
    Programmable Wait State Generation
    Two Double-Buffered Serial Ports with Companding
        Hardware and Automatic Data Buffering
    Automatic Booting of On-Chip Program Memory from
        Byte-Wide External Memory, e.g., EPROM, or
        Through Internal DMA Port
    Six External Interrupts
   

Page Link's: 1  2  3  4  5  6  7  8  9  10  More Pages 

部品番号
コンポーネント説明
ビュー
メーカー
DSP Microcomputer
PDF
Analog Devices
DSP Microcomputer
PDF
Analog Devices
DSP Microcomputer ( Rev : RevA )
PDF
Analog Devices
DSP Microcomputer
PDF
Analog Devices
DSP Microcomputer
PDF
Analog Devices
DSP Microcomputer
PDF
Analog Devices
DSP Microcomputer
PDF
Analog Devices
DSP Microcomputer
PDF
Analog Devices
DSP Microcomputer
PDF
Analog Devices
DSP Microcomputer ( Rev : Rev0 )
PDF
Analog Devices

Share Link: GO URL

All Rights Reserved© datasheetbank.com  [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]