ICS8343-01 データシートの表示（PDF） - Integrated Device Technology
部品番号
コンポーネント説明
メーカー
ICS8343-01 Datasheet PDF : 11 Pages
| |||
Integrated
ICS8343-01 Circuit
LOW SKEW, 1-TOS-y1s6teLmVCsM, IOnSc./ LVTTL FANOUT BUFFER
ICS8343-01
LOW SKEW, 1-TO-16
LVCMOS / LVTTL FANOUT BUFFETRSD
TABLE 5B. AC CHARACTERISTICS, VDD = 3.3V±5%, VDD1 = VDD2 = 2.5V±5%, TA = 0° TO 70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fMAX
Output Frequency
tpLH
Propagation Delay; NOTE 1
IJ 200MHz
2.0
tsk(o) Output Skew; NOTE 2, 4
Measured on rising edge @VDDx/2
tsk(pp) Part-to-Part Skew; NOTE 3, 4
Measured on rising edge @VDDx/2
tR / tF
Output Rise/Fall Time
20% to 80%
0.4
odc
Output Duty Cycle
IJ 133MHz
40
200
MHz
4.5
ns
250
ps
700
ps
1.0
ns
60
%
All parameters measured at fMAX unless noted otherwise.
NOTE 1: Measured from VDD/2 of the input to VDDx/2 of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDx/2.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load
conditions. Using the same type of inputs on each device, the outputs are measured at VDDx/2.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
TABLE 5C. AC CHARACTERISTICS, VDD = VDD2 = 3.3V±5%, VDD1 = 2.5V±5%, TA = 0° TO 70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fMAX
Output Frequency
200
tsk(o) Output Skew; NOTE 1
Measured on rising edge
@VDDx/2
250
All parameters measured at fMAX unless noted otherwise.
NOTE 1: Defined as skew across outputs at the same supply voltages within a bank, and with equal load conditions.
MHz
ps
TABLE
5D.
AC
CHARACTERISTICS,
V
DD
=
V
DD1
=
V
DD2
=
2.5V±5%,
TA
=
0°
TO
70°C
Symbol Parameter
Test Conditions
Minimum Typical Maximum Units
fMAX
Output Frequency
tpLH
Propagation Delay; NOTE 1
IJ 200MHz
2.0
tsk(o) Output Skew; NOTE 2, 4
Measured on rising edge @VDDx/2
tsk(pp) Part-to-Part Skew; NOTE 3, 4
Measured on rising edge @VDDx/2
tR / tF
Output Rise/Fall Time
20% to 80%
0.4
odc
Output Duty Cycle
IJ 133MHz
40
133
MHz
4.0
ns
250
ps
1
ns
1.0
ns
60
%
All parameters measured at fMAX unless noted otherwise.
NOTE 1: Measured from VDD/2 of the input to VDDx/2 of the output.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at VDDx/2.
NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load
conditions. Using the same type of inputs on each device, the outputs are measured at VDDx/2.
NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.
8343AY-01
www.icst.com/products/hiperclocks.html
5
IDT™ / ICS™ LOW SKEW, 1-TO-16 LVCMOS / LVTTL FANOUT BUFFER
5
REV. B SEPTEMBER 16, 2004
ICS8343-01
Share Link: 