
SRAM
AS5C1008
WRITE CYCLE TIMING (CE\1 CONTROLLED, OE\ = LOW)
ADDR
CE\1
tWC
tAW tCW
tAH
CE2
WE\
DIN
DOUT
tAS
tWP1
High-Z
tDS
tDH
DATA VALID
WRITE CYCLE TIMING (CE2 CONTROLLED, OE\ = LOW)
ADDR
CE\1
tWC
tAS
tAW tCW
tAH
CE2
WE\
DIN
DOUT
AS5C1008
Rev. 3.9 10/10
tWP1
High-Z
tDS
tDH
DATA VALID
UNDEFINED
DON’T CARE
Micross Components reserves the right to change products or specifications without notice.
7