LC74731W, LC74732W
COMMAND0 (Display memory write address setup command)
• First byte
DA0 to 7
7
6
5
4
3
Register
—
—
—
—
V3
2
V2
1
V1
0
V0
State
1
0
0
0
0
1
0
1
0
1
0
1
Content
Function
Command 0 identification code
Display memory write address setup
Display memory line address (0 to B (hexadecimal))
• Second byte
DA0 to 7 Register
State
Content
Function
7
—
0 Second byte identification code
6
—
0
5
—
0
0 Display memory line address (0 to 17 (hexadecimal))
4
H4
1
0
3
H3
1
0
2
H2
1
0
1
H1
1
0
0
H0
1
Note that all registers are set to 0 when these ICs are reset by the RST pin.
Notes
Notes
11/39