datasheetbank_Logo
データシート検索エンジンとフリーデータシート

74LV4052D データシートの表示(PDF) - NXP Semiconductors.

部品番号
コンポーネント説明
メーカー
74LV4052D Datasheet PDF : 25 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Nexperia
74LV4052
Dual 4-channel analog multiplexer/demultiplexer
5. Pinning information
5.1 Pinning
/9
< 
< 
= 
< 
< 
(
9(( 
*1' 
Fig 5. Pin configuration for SO16 and (T)SSOP16
 9&&
 <
 <
 =
 <
 <
 6
 6
DDD
5.2 Pin description
Table 2. Pin description
Symbol
Pin
2Y0
1
2Y2
2
2Z
3
2Y3
4
2Y1
5
E
6
VEE
7
GND
8
S1
9
S0
10
1Y3
11
1Y0
12
1Z
13
1Y1
14
1Y2
15
VCC
16
Description
independent input or output
independent input or output
common input or output
independent input or output
independent input or output
enable input (active LOW)
negative supply voltage
ground (0 V)
select logic input
select logic input
independent input or output
independent input or output
common input or output
independent input or output
independent input or output
positive supply voltage
74LV4052
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 17 March 2016
© Nexperia B.V. 2017. All rights reserved
4 of 25

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]