74VCXR162245
LOW VOLTAGE CMOS 16-BIT BUS TRANSCEIVER
(3-STATE) WITH 3.6V TOLERANT INPUTS AND OUTPUTS
s 3.6V TOLERANT INPUTS AND OUTPUTS
s HIGH SPEED IN BOTH A, B OUTPUTS:
tPD = 3.4 ns (MAX.) at VCC = 3.0 to 3.6V
tPD = 4.3 ns (MAX.) at VCC = 2.3 to 2.7V
tPD = 5.7 ns (MAX.) at VCC = 1.8V
s SYMMETRICAL IMPEDANCE OUTPUTS:
|IOH| = IOL = 12mA (MIN) at VCC = 3.0V
|IOH| = IOL = 8mA (MIN) at VCC = 2.3V
|IOH| = IOL = 4mA (MIN) at VCC = 1.8V
s POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS
s 26Ω SERIE RESISTORS IN BOTH A AND B
PORT OUTPUTS
s OPERATING VOLTAGE RANGE:
VCC(OPR) = 1.8V to 3.6V
s PIN AND FUNCTION COMPATIBLE WITH
74 SERIES R162245
s LATCH-UP PERFORMANCE EXCEEDS
300mA (JESD 17)
s ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
DESCRIPTION
The 74VCXR162245 is a low voltage CMOS 16
BIT BUS TRANSCEIVER (3-STATE) fabricated
with sub-micron silicon gate and five-layer metal
wiring C2MOS technology. It is ideal for low power
and very high speed 1.8 to 3.6V applications; it
can be interfaced to 3.6V signal environment for
both inputs and outputs.
This IC is intended for two-way asynchronous
communication between data buses; the direction
of data transmission is determined by DIR input.
The two enable inputs nG can be used to disable
the device so that the buses are effectively
isolated. The device circuits is including 26Ω se-
ries resistance in the A and B port outputs. These
resistors permit to reduce line noise in high speed
applications.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage. All floating bus terminals during High Z
State must be held HIGH or LOW.
July 2003
TSSOP
ORDER CODES
PACKAGE
TSSOP
TUBE
PIN CONNECTION
T&R
74VCXR162245TTR
1/13