CY7C4282V データシートの表示（PDF） - Cypress Semiconductor
部品番号
コンポーネント説明
メーカー
CY7C4282V Datasheet PDF : 15 Pages
| |||
Switching Waveforms (continued)
Reset Timing [12]
[13]
LD
tRSS
RS
REN, WEN
EF,PAE
FF,PAF
tRS
tRSF
tRSF
tRSR
Q0 –Q8
tRSF
First Data Word Latency after Reset with Simultaneous Read and Write
CY7C4282V
CY7C4292V
[14]
OE=1
OE=0
4282V–8
WCLK
tDS
D0 –D8
D0 (FIRSTVALID WRITE)
D1
D2
WEN
tENS
RCLK
[15]
tFRL
tSKEW1
tREF
EF
D3
D4
REN
Q0 –Q8
OE
tOLZ
tA
tOE
[16]
tA
D0
D1
4282V–9
Notes:
12. The clocks (RCLK, WCLK) can be free-running during reset.
13. For standalone or width expansion configuration only.
14. After reset, the outputs will be LOW if OE = 0 and three-state if OE=1.
15. When tSKEW1 > minimum specification, tFRL (maximum) = tCLK + tSKEW2. When tSKEW1 < minimum specification, tFRL (maximum) = either 2*tCLK + tSKEW1 or tCLK + tSKEW1.
The Latency Timing applies only at the Empty Boundary (EF = LOW).
16. The first word is available the cycle after EF goes HIGH, always.
7
Share Link: 