QL6250-E-6PQ208I データシートの表示（PDF） - QuickLogic Corporation

部品番号

コンポーネント説明

メーカー

QL6250-E-6PQ208I

FPGA Combining Performance, Density, and Embedded RAM

QuickLogic Corporation 

4/( (FOLSVH( 'DWD 6KHHW 5HY $

7DEOH  5$0 &HOO 6\QFKURQRXV $V\QFKURQRXV 5HDG 7LPLQJ

6\PERO

5$0 &HOO 6\QFKURQRXV 5HDG 7LPLQJ

3DUDPHWHU

tRCRD

RCLK to RD: time between the active READ CLOCK edge and the time when the

data is available at RD

5$0 &HOO $V\QFKURQRXV 5HDG 7LPLQJ

rPDRD

RA to RD: time between when the READ ADDRESS is input and when the DATA

is output

9DOXH

0LQ

0D[

-

4.38 ns

-

2.06 ns

RCLK

RA

tSRA

tHRA

RE

tSRE

tHRE

RD

old data

new data

rPDRD

tRCRD

)LJXUH  5$0 &HOO 6\QFKURQRXV $V\QFKURQRXV 5HDG 7LPLQJ

Preliminary ‹  4XLFN/RJLF &RUSRUDWLRQ

ZZZTXLFNORJLFFRP ‡‡‡‡‡‡



Share Link: