SI7013-A20 データシートの表示（PDF） - Silicon Laboratories
部品番号
コンポーネント説明
メーカー
SI7013-A20 Datasheet PDF : 45 Pages
| |||
Si7013-A20
Table 2. General Specifications (Continued)
1.9 < VDD < 3.6 V; TA = –40 to 85 °C (G grade) or –40 to 125 °C (I/Y grade); default conversion time unless otherwise noted.
Parameter
Conversion Time1
Symbol
tCONV
Test Condition
12-bit RH
11-bit RH
10-bit RH
8-bit RH
14-bit temperature
13-bit temperature
12-bit temperature
11-bit temperature
Min
Typ
Max Unit
—
—
—
—
—
—
—
—
10
12
s 5.8
7
3.7
4.5
n 2.6
3.1
ig 7
10.8
ms
s 4
6.2
e 2.4
3.8
D 1.5
2.4
Voltage Normal
—
—
7
Voltage Fast
—
—
3.1
ew Powerup Time
tPU
From VDD ≥ 1.9 V to ready for a
—
18
25
ms
conversion, 25 °C
N From VDD ≥ 1.9 V to ready for a
—
conversion, full temperature range
—
80
ms
r After issuing a software reset
—
5
15
ms
fo command
Notes:
1. Initiating a RH measurement will also automatically initiate a temperature measurement. The total conversion time will
d be tCONV(RH) + tCONV(T).
2. No conversion or I2C transaction in progress. Typical values measured at 25 °C.
e 3. Occurs once during powerup. Duration is <5 msec.
4. Occurs during I2C commands for Reset, Read/Write User Registers, Read EID, Read Firmware Version, Read/Write
d Thermistor Coefficients and Measure Analog Voltage or Thermistor Temperature. Duration is <50 μs for all commands
n except Measure Analog Voltage or Thermistor Temperature, which has <150 μs duration when Thermistor Correction is
enabled.
e 5. Additional current consumption when HTRE bit enabled. See Section “5.6. Heater” for more information.
m Table 3. I2C Interface Specifications1
1.9 VDD 3.6 V; TA = –40 to +85 °C (G grade) or –40 to +125 °C (I/Y grade) unless otherwise noted.
om Parameter
Symbol
Test Condition
Min
Typ Max Unit
c Hysteresis
VHYS
High-to-low versus
0.05 x VDD —
—
V
low-to-high transition
e SCLK Frequency2
fSCL
—
—
400 kHz
R SCL High Time
tSKH
0.6
—
—
μs
tNotes:
o1. All values are referenced to VIL and/or VIH.
2. Depending on the conversion command, the Si7013 may hold the master during the conversion (clock stretch). At
N above 300 kHz SCL, the Si7013 may hold the master briefly for user register and device ID transactions. At the highest
I2C speed of 400 kHz the stretching will be <50 μs.
3. Pulses up to and including 50 ns will be suppressed.
Rev. 1.4
5
Share Link: 