LFSC3GA80E-6FFN1020I データシートの表示（PDF） - Lattice Semiconductor
部品番号
コンポーネント説明
メーカー
LFSC3GA80E-6FFN1020I Datasheet PDF : 237 Pages
| |||
Lattice Semiconductor
Revision History
LatticeSC/M Family Data Sheet
Date
Version
September 2007 01.7
November 2007 01.8
January 2008 01.9
March 2008
02.0
June 2008
02.1
Section
Pinout Information
Supplemental
Information
Ordering Information
Introduction
Architecture
DC and Switching
Characteristics
Pinout Information
Supplemental
Information
DC and Switching
Characteristics
—
Architecture
DC and Switching
Characteristics
Change Summary
Added Thermal Management text section.
Updated title list.
Removed -7 speed grade information for 115K LUT devices in the
Ordering Information tables.
Corrections/Additions to memory controller list (Tables 1-2).
AIL Overview – Modified power used by AIL block.
PURESPEED I/O Buffer Banks – Modified VTT termination info. Added
info about complimentary drivers for all banks.
Supported Source Synchronous Interfaces – Modified data for DDRII in
Table 2-11.
Recommended Operating Conditions – Changed footnote 3.
Initialization and Standby Supply Current – Inserted a paragraph with
info regarding the table. Also updated the table.
Typical Building Block Function Performance – Added
VCC=1.2V=1.2V+/-5% above Pin to Pin Performance table.
LatticeSC External Switching Characteristics – Added
VCC=1.2V=1.2V+/-5% above table. Reworded footnote 3.
LatticeSC Family Timing Adders – Added VCC=1.2V=1.2V+/-5% above
table.
LatticeSC Internal Timing Parameters – Added VCC=1.2V=1.2V+/-5%
above table. Reworded footnote 1.
GSR Timing – Added a new table for Internal System Bus Timing after
GSR Timing.
LatticeSC sysCONFIG Port Timing – Corrected sysCONFIG SPI Port
information.
Signal Descriptions – Modified info for VTT_x, PROBE_VCC, and
PROBE_GND. Modified info for [LOC]_DLL[T,C]_IN[C,D,E,F].
Updated list of technical notes, added reference to LatticeSC/M
flexiPCS Data Sheet.
Updated Internal Timing Parameters table.
Updated Read Mode timing diagram.
Updated Read Mode with Input Registers Only timing diagram.
Data sheet status changed from preliminary to final.
Removed Read-Before-Write sysMEM EBR mode.
Updated LatticeSC/M External Switching Characteristics table.
Updated LatticeSC/M Internal Timing Parameters table.
Removed Read-Before-Write sysMEM EBR mode.
7-5
Share Link: 