MAX3875E/D データシートの表示（PDF） - Maxim Integrated

部品番号

コンポーネント説明

メーカー

MAX3875E/D

2.5Gbps, Low-Power, +3.3V Clock Recovery and Data Retiming IC

Maxim Integrated 

2.5Gbps, Low-Power, +3.3V

Clock Recovery and Data Retiming IC

Frequency Detector

The digital frequency detector (FD) aids frequency

acquisition during start-up conditions. The frequency

difference between the received data and the VCO

clock is derived by sampling the in-phase and quadra-

ture VCO outputs on both edges of the data input sig-

nal. Depending on the polarity of the frequency

difference, the FD drives the VCO until the frequency

difference is reduced to zero. Once frequency acquisi-

tion is complete, the FD returns to a neutral state. False

locking is completely eliminated by this digital frequen-

cy detector.

Loop Filter and VCO

The phase detector and frequency detector outputs are

summed into the loop filter. An external capacitor, CF,

is required to set the PLL damping ratio. Refer to

Design Procedure for guidelines on selecting this

capacitor.

The loop filter output controls the on-chip LC VCO run-

ning at 2.488GHz. The VCO provides low phase noise

and is trimmed to the correct frequency. Clock jitter

generation is typically 1.2psRMS within a jitter band-

width of 12kHz to 20MHz.

Loss-of-Lock Monitor

A loss-of-lock (LOL) monitor is incorporated in the

MAX3875 frequency detector. A loss-of-lock condition

is signaled immediately with a TTL low. When the PLL is

frequency locked, LOL switches to TTL high in approxi-

mately 800ns.

Note that the LOL monitor is only valid when a data

stream is present on the inputs to the MAX3875. As a

result, LOL does not detect a loss-of-power condition

resulting from a loss of the incoming signal.

Design Procedure

Setting the Loop Filter

The MAX3875 is designed for both regenerator and

receiver applications. Its fully integrated PLL is a clas-

sic second-order feedback system, with a loop band-

width (fL) fixed at 1.1MHz. The external capacitor, CF,

can be adjusted to set the loop damping. Figures 4 and

5 show the open-loop and closed-loop transfer func-

tions.

The PLL zero frequency, fZ, is a function of external

capacitor CF, and can be approximated according to:

( ) fz

=

2π

1

60

CF

CF = 1.0µF

fZ = 2.6kHz

CF = 0.1µF

fZ = 26kHz

f (kHz)

1

10

100

1000

Figure 4. Open-Loop Transfer Function

H(j2πf) (dB)

0

-3

CF = 0.1µF

CF = 1.0µF

1

10 100 1000

Figure 5. Closed-Loop Transfer Function

f (kHz)

For an overdamped system (fZ/fL) < 0.25, the jitter peak-

ing (MP) of a second-order system can be approxi-

mated by:

MP

=

20log



1+

fZ

fL





For example, using CF = 0.1µF results in a jitter peaking

of 0.2dB. Reducing CF below 0.01µF may result in PLL

instability. The recommended value for CF = 1.0µF to

guarantee a maximum jitter peaking of less than 0.1dB.

CF must be a low TC, high-quality capacitor of type

X7R or better.

12-96 ___________________________________________________________________________________

Share Link: